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Abstract
In this work, the prototype of an electronic bi-directional interface between the Peripheral
Nervous System (PNS) and a neuro-controlled hand prosthesis is presented. The system is
composed of two IntegratedCircuits (ICs): a standard CMOSdevice for neural recording and
a High Voltage (HV) CMOS device for neural stimulation. The integrated circuits have been
realized in two different 0.35µm CMOSprocesses available fromAustriaMicroSystem (AMS).
The recoding IC incorporates 8 channels each including the analog front-end and the A/D
conversion based on a sigma delta architecture. It has a total area of 16.8mm2 and exhibits
an overall power consumption of 27.2mW . The neural stimulation IC is able to provide bi-
phasic current pulses to stimulate 8 electrodes independently. A voltage booster generates a
17V voltage supply in order to guarantee the programmed stimulation current even in case
of high impedances at the electrode-tissue interface in the order of tens of kΩ. The stimu-
lation patterns, generated by a 5-bit current DAC, are programmable in terms of amplitude,
frequency and pulse width. Due to the huge capacitors of the implemented voltage boost-
ers, the stimulation IC has a wider area of 18.6mm2. In addition, a maximum power con-
sumption of 29mW was measured. Successful in-vivo experiments with rats having a TIME
electrode implanted in the sciatic nerve were carried out, showing the capability of record-
ing neural signals in the tens of microvolts, with a global noise of 7µVrms , and to selectively
elicit the tibial and plantar muscles using different active sites of the electrode.
In order to get a completely implantable interface, a biocompatible and biostable package
was designed. It hosts the developed ICs with the minimal electronics required for their
proper operation. The package consists of an alumina tube closed at both extremities by
two ceramic caps hermetically sealed on it. Moreover, the two caps serve as substrate for
the hermetic feedthroughs to enable the device powering and data exchange with the exter-
nal digital controller implemented on a Field-Programmable Gate Array (FPGA) board. The
package has an outer diameter of 7mm and a total length of 26mm. In addition, a humid-
ity and temperature sensor was also included inside the package to allow future hermeticity
and life-time estimation tests.
Moreover, a wireless, wearable and non-invasive EEG recording system is proposed in order
to improve the control over the artificial limb,by integrating the neural signals recorded from
the PNS with those directly acquired from the brain. To first investigate the system require-
ments, a Component-Off-The-Shelf (COTS) device was designed. It includes a low-power 8-
channel acquisition module and a Bluetooth (BT) transceiver to transmit the acquired data
to a remote platform. It was designedwith the aim of creating a cheap and user-friendly sys-
tem that can be easily interfaced with the nowadays widely spread smartphones or tablets
by means of a mobile-based application. The presented system, validated through in-vivo
iii
experiments, allows EEG signals recording at different sample rates and with a maximum
bandwidth of 524Hz. It was realized on a 19cm2 custom PCB with a maximum power con-
sumption of 270mW .
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Introduction
The human body is often defined as a "perfect machine" in which hundreds of process run
simultaneously and closely cooperate to reach a common goal: improve the body perfor-
mance and let it survives against external threats. However, it undergoes the wear and tear
of life and the unavoidable signs of time. Fortunately, where the body can’t go, the science
supplies its essential support to bring it back to an adequate performance level and to re-
store its basic functionalities. It is common today to substitute part of the human body in
case of tissues damaging due to diseases or accidents, or simply to improve its beauty. Never-
theless, there is still space for science fiction movies to dream on cybernetic men or women
having extra-powers and a perfect synergy with machines directly controlled by their brain.
In fact, despite the great progresses that have been made in understanding the inner work-
ings of the humanmachine many mechanisms are still unclear. Among these there is surely
the complex neural network that from the brain diffuses to the most remote parts of the
body delivering electrical commands and acquiring the correspondent feedbacks. Although
research laboratories are already able to exchange signals with the Peripheral Nervous Sys-
tem (PNS), the technology behind the used instrumentation is too cumbersome, unstable
and power hungry. Therefore, it is still far from a feasible integration with the human body
closing the doors to a wide range of applications. For this reason, in the last years, many re-
searchers are directing their efforts to miniaturize these bidirectional neural interfaces that
is also the main topic of this thesis. It is part of a wider project aimed at developing a pros-
thetic hand controlled using neural signals. In particular in this thesis the focus has been
put on the design of an implantable electronic device for neural signal acquisition and PNS
stimulation. The commercially available prosthesis are based on Electromyographic (EMG)
signals, their control implies unnatural movements and requires a great mental effort for
the patient, especially during the first months after fitting, during which a special training
to develop the control capabilities over the artificial limb is needed [159, 166]. As a result a
number of patients give up the use of those devices very soon. On the contrary, the proposed
approach offers several advantages. First, it is based on neural signals that are the same used
to control the biologic limb, allowing a more comfortable solution for the amputee that will
be closer to feel the robotic hand as the natural one. Secondly, placing different types of sen-
sors on the limb surface, it is possible to trasduce the acquired information into electrical
signals that can be injected into the PNS restoring the sensory feedback in the patient. The
weakness of neural signals (neural spike amplitudes can span from few microvolts to hun-
dreds of microvolts) makes their recording a critical operation and requires special care in
terms of low noise and low power design. Neural spikes bandwidth lies in the frequencies
from 500Hz to 10kHz with a peak around 2kHz and it partially overlaps with that of EMG
1
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signals which have amplitudes several order of magnitude higher than that of neural signals.
EMG signals are, for this reason, the most serious interference to cope with. Fortunately,
the spectral signature of EMG decreases with frequency and, at 800Hz has an energy lower
than that of neural signals. With a proper filter stage in the front-end circuit, it is then pos-
sible to isolate the neural signals and to prevent the EMG to mask them completely. On the
other hand, the stimulation circuitry must provide current pulses whose amplitude, dura-
tion and frequency evoke the programmed stimulus without damaging the tissues. Typical
neural stimulation patterns are bi-phasic current pulses with programmable amplitude in
the range 10µA−300µA, period from 2.5ms to 1s and pulse width from 50µs to 150µs. Bi-
phasic pulses are needed since it has been demonstrated that the charge accumulation at
the tissue interface can produce severe damages to the cells. To prevent these risks, bipolar
active or passive waveforms should be used, in this way the charge accumulated in the first
phase is compensated in the opposite phase. Another important issue is the high variabil-
ity of electrode-tissue impedance whose value depends on the electrode placement inside
the nerve and varies in the range 10kΩ− 1MΩ from electrode to electrode and during the
lifetime of the implant. Therefore, reproducibility of the current stimuli requires the use of
a high voltage supply and, thus, high voltage transistors in order to accommodate the large
voltage drops required even by low stimulation currents. In this contest, the final goal is
the development of a fully implantable device able to perform a bidirectional communica-
tion between the robotic hand and the patient. Due to small area, low noise and low power
constraints, the only possible way to reach this aim is the design of full custom Integrated
Circuits (ICs). Since they have different requirements and specifications, the idea is to use
two separate ICs for recording and stimulation.
In the first chapter an overview on the main characteristics of the neural cells and on
the electrochemical processes involved in the neural spikes generation is presented. A brief
description of the project in which this research is part is also provided, finally an analysis
on the state of art concerning the neural-machine interfaces is presented.
The recording IC is presented in the second chapter. It is the development of a previous
researchwork in which a component-off-the-shelf (COTS) neural bidirectional interfacewas
developed. The proposed IC is composed by the cascade of a preamplifier/ prefilteringblock
and a delta sigma modulator. The signal acquisition chain has been designed using a tran-
sistor level simulation model, developed in cadence environment, that describes precisely
the circuit components and gives reliable information on the specification meeting. The
task of the preamplifier/prefiltering block is first to amplify the signal in order to avoid its
corruption due to noise and secondly to attenuate the huge EMG interferences avoiding the
amplifier saturation. The signal is then digitalized by a 10bit resolution, third order, single
loop, delta sigma modulator. The resulting 1bit data stream is finally sent to the decimator
and stored in the pc for further processing. The chip was fully characterized and tested, first
by electrical measurements and then by means of in-vivo experiments. The test outcomes
proved the capability of the designed system to acquire the neural signals from the PNS and
highlighted the need of improvements for a new future version of the recording chip.
The third chapter is aimed at the developing of the stimulation IC. The designed system
can generate and inject into the nerve programmable current patterns in terms of ampli-
tude, frequency and pulse width. As previously explained, due to the high impedance at the
electrode-tissue interface, the 3.3V voltage supply is increased up to a maximum value of
20V bymeans of a programmable voltage booster to ensure amaximumstimulation current
of 300µA for a maximumpulse width of 150µs. Moreover, to control and limit the generated
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high voltage, a voltage regulator has been designed. These twomodules are shared between
the eight stimulation channels, each of whose contains a programmable stimulation cur-
rent generator and an output stage. The former is based on a 5bi t s current DAC generating
current from 10µA up to 310µA into a low voltage domain whereas the latter converts the
stimulation current from a low into a high voltage domain and delivers this current into the
nerve. The designed device was fully tested and its functionalities were proved by means of
in-vivo experiments on rats.
Since the aim of this work is to get a fully implantable bidirectional interface, the design
and development of an implantable package for hosting the electronic parts is described in
the fourth chapter. This part of the work has been carried on during my permanence at the
Institut fuerMikrosysthemtechnik (IMTEK ) of the Albert Ludwigs Universitaet in Freiburg im
Breisgau, under the supervision of Prof. Thomas Stieglitz. The proposed container embeds
only the essential devices required to record and inject neural signals from/to the nerve.
Thus, it will host the two custom ICs (recorder and stimulator) and very few external compo-
nents such as by-pass capacitors. The reason for reducing as much as possible the number
of components inside the package is essentially to reduce its dimensions so that it can be
placed as close as possible to the nerve. In this way, the acquired neural signal will be less
affected by external noise to the benefit of the overall system. Not only the size but also the
shape of the container and the adopted materials are critical aspects that require a careful
choice.
A wide-band and user friendly ElectroEncephaloGram (EEG) recording system for wear-
able applications was also realized. The EEG is a common technique for detecting symp-
toms of neurological diseases such as epilepsy, sleep disorders, anxiety and learning disabil-
ities and in the recent years it has been applied also in developing the so called Brain Ma-
chine Interface (BMI). In the filed of neuroprosthesis, the EEG can be used as an additional
channel for reaching a better control over the robotic limb, by integrating the information
acquired from the PNS with those directly recorded from the brain. However, both applica-
tions require a long-term EEG monitoring, for example to follow the course of the disease,
to prevent further degradations of the patient condition such as epileptic discharges or to
constantly have a more fine control of the limb. Moreover, EEG acquisition during daily life
activities is highly recommended to better reveal some pathologies. Traditional ambulatory
EEG systems do not satisfy these requirements. In fact, patients can be continuously ob-
served for only a few hours because of the costs and resource overheads and, in addition,
they are forced to move from their natural environment. Therefore, they often feel uncom-
fortable and, depending on their pathology, this can affect the EEG acquisition, introducing
undesired artefacts. Wearable EEG is aimed at overcoming these issues, allowing the record-
ing of a longer temporal window that includes all stages of sleep andwakefulness, increasing
the likelihood of recording typical symptoms in themedical applications and enabling a per-
manent control over the prosthesis. Even thoughmany efforts have been already put on the
realization of such EEG systems, some improvements are still needed. Most of them use
proprietary radio links for data transmission requiring specific hardware to interconnect a
remote back-end and theymainly operate in a bandwidth under 100Hz thatmay be enough
to cover the most common diagnostic purposes, but a wider bandwidth, up to 600Hz, is re-
quired to investigate some pathologies. Due to small dimensions and low power constraints,
the best way to reach this aim is the design of a full custom IC. In particular, it is interesting
to investigate the possibility of using the same neural recoding chip developed for the PNS
with only few changes in terms of signal conditioning parameters, such as filter bandwidth
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and gain. However, a preliminary evaluation of the key design features is necessary in order
to define clear and precise design specifications. A low-cost and short implementation time
device is then needed for this aim and the COTS approach seems to be the best solution for
this purpose. In this work, a PCB with discrete components has been designed, developed
and tested.
Chapter 1
Overview on bidirectional
neural-machine interface
In this chapter the contest and the application field of this work of thesis is presented. First
of all, a brief introduction on the project background is given and, since its main goal is to
create a bidirectional interface between the human peripheral nerves and a robotic limb, an
overview on the human nervous system and, in particular, on the neural signals’ generation
(Section 1.2) is provided. In addition, a short presentation on the different electrode’s archi-
tecture used to directly contact the nerve for the neural information exchange between the
two communication ends (brain and machine) is given in Section 1.3. Finally, the imple-
mentation issues connected to the development of the whole device, including the neural
recording and stimulation unit and its implantable housing, are discussed in the last section
of this chapter.
1.1 Project background: motivations and aims
The work described in this thesis is the combined result of different projects: OPENHAND
(OPEN neuro-prosthetic HAND platform for clinical trials) and HandBot (Biomechatronic
hand prostheses endowed with bio-inspired tactile perception, bi-directional neural inter-
faces and distributed sensori-motor control), both founded by the Italian Ministry for Uni-
versity and Research (MIUR) under, respectively, the PRIN 2008 and PRIN 2011 research pro-
grams,NEMESIS (NEurocontrolled MEchatronic prostheSIS) founded by the Italian Ministry
for Health within the Call for young researcher 2009 program and NEBIAS (NEurocontrolled
BIdirectional Artificial upper limb and hand prosthesiS) founded by the European Union
within the Seventh Framework Programme (FP7). The common objective of these projects
is the development and the clinical evaluation of a neuro-controlled upper limb prosthesis
intuitively controlled and felt by the amputee as the natural one. As a consequence, a novel
neural interface able to provide a stable and very selective connection with the nervous sys-
tem is required. The entire system combines microtechnology and material science and
allows, on one side, recording of the neural signals governing the actions of the amputated
hand/arm for the motion control of a mechanical prosthesis, and, on the other, providing
sensory feedback from a variety of sensors (tactile and kinesthetic) placed on the skin of the
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robotic limb through neuromorphic stimulation of the adequate afferent nerves within the
residual limb. Moreover, reaching this goal requires also further studies in understanding
the intrinsic way in which the human nervous system codes the efferent and afferent infor-
mation in order to govern simple and complex hand/fingersmovements.
Bidirectional Implantable
     Neural Interface
Recording
Stimulation
Battery
Data
&
Power
Telemetry
Prosthetic Hand
Control/Sensing
Sensory Network
Bio-inspired Control
Algoritms
Data
&
Power
Telemetry
Battery
Figure 1.1: Architecture of the proposed neuro-controlled hand prosthesis.
In order to achieve the prefixed goals the systems depicted in Fig. 1.1 is proposed. Con-
sidering its complexity and themultidisciplinariety several partners has been involved in the
projects and, referring to theNEBIAS project, a consortiumof research groups fromdifferent
European countries was created. Despite the huge variety of tasks included in the project,
they are often quite overlapped requiring a strong cooperation between the involved part-
ners. However, seven main topics had been identified in the project and assigned to each
research group, on the base of its skills. In particular, the whole project is coordinated by the
Scuola Superiore Sant’Anna (SSSA, Italy) that is also involved in the development of the me-
chanical limb and the coding and decoding algorithms respectively for the sensory feedback
andmotor information. Then, theAlbert-Ludwigs-Universitaet Freiburg (ALU-FR, Germany)
coordinates the design and realization of the implantable electrodes whereas theUniversity
of Cagliari (UNICA, Italy) is focused on the design of the embedded electronic that is the aim
of this thesis. Moreover, the project involves other three universities in the clinical evaluation
of the proposed system. The tests are first performed on rats at the Universitat Autonoma
de Barcelona (UAB, Spain), followed by in-vivo experiments with non-human primates at
the Deutsches Primatenzentrum (DPZ, Germany), to conclude with in-vivo trials with hu-
mans carried on at theUniversitÃa˘ Cattolica Sacro Cuore (UCSC, Italy). The proposed pros-
thesis architecture has several advantages with respect to commercially available solutions
based on EMG signals. In fact some studies reveal that 30 to 50% amputees do not use their
prosthetic hand regularly, basically due to its low functionality, poor cosmetic appearance,
and low controllability. On the contrary, the possibility to control the artificial limb with the
thought clearly improves the amputee dexterity in using the prosthesis to perform tasks that
are necessary for daily living activities and that cannot yet be done with the state-of-the-art
robotic hands/arms. However, also in the neural prosthetics there are several possible ap-
proaches, the one pursued in these projects takes advantage by signals acquired bymeans of
intraneural electrodes, thus allowing a stronger signal detection compared with extraneural
recordings and a better selectivity, since the electrode insertion inside the nerve permits to
discriminate among the single nerve fascicles within the nerve.
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1.2 Nervous system
Each expression of our being such as the thoughts, the hopes, the dreams, the desires, the
emotions, are due our nervous systems. It is the themean throughwhich we explore our self
and interact with the surrounding environment. It has an architecture comparable to a per-
sonal computer (PC) with several input and output peripherals with which it continuously
exchanges information. However even the most sophisticated PC is still far away from our
nervous system in terms of interconnecting network complexity and cooperation between
its differentmodules. The nervous system takes, elaborates and sends information related to
the whole body in order to regulate all vital processes that continuously take place in it. The
entire nervous tissue is part of the nervous system and it transfers information from one side
to the other of our organism. Themain functions of the nervous system include generating a
feeling about the inner and outer environment, integrate the incoming sensory information,
coordinate all voluntary and involuntary activities and control the peripheral apparatus.
The nervous tissue is composed of two main types of cells: nervous cells, also referred
as neurons, and glial cells, sometimes called neuroglia or simply glia, that provide support
and protection for neurons. In fact, the glial cells aremore numerous than nervous cells and
occupy almost the half of the nervous system’s volume. Whereas the neurons are responsible
for transferring and elaborating the information.
1.2.1 Neurons
Axon
Myelin sheath
Soma
Dendrites
Nucleus Axon terminals
Node of Ranvier
Figure 1.2: Nervous cell structure.
A typical nervous cell, depicted in Fig. 1.2, has a cell body (soma), dendrites, and an axon.
Dendrites are thin structures that arise from the cell body, often extending for hundreds of
micrometres and branchingmultiple times, giving rise to a complex "dendritic tree". Thanks
to their extension they have a wide surface to intercept the input signals coming from other
neurons or from the external environment such as pressure, light, heat and smell stimulus.
The soma is responsible of the neuron’s vital functions and elaborates the signals acquired
by the dendrites. In particular, it decodes the received signals and decides to generate or
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not an action potential, the output signal of the neuron. Moreover, as any other cell, it syn-
thesizes proteins, lipids, carbohydrates and coordinates all metabolic activities of the cell.
Finally, the axon is a special cellular extension that arises from the cell body at a site called
the axon hillock and travels for a distance, as far as one meter in humans or even more in
other species. The axon transfers the action potentials generated from the cell body to the
next neuron without a loss of the quality and intensity of the transferred signals. The cell
body of a neuron frequently gives rise to multiple dendrites, but never to more than one
axon, although the axon may branch hundreds of times before it terminates. At the of the
axon there are the synapses where signals are sent from the axon of one neuron to a dendrite
of another. There are, however, many exceptions to these rules: neurons that lack dendrites,
neurons that have no axon, synapses that connect an axon to another axon or a dendrite to
another dendrite, etc.
1.2.2 Neural signal generation in neurons
Figure 1.3: Typical action potential.
In Fig. 1.3 the shape of a classical neural spike is depicted, the changes of the voltage
potential can be explained looking at the membrane cell configuration. In fact, the signal
propagation across the nerve is possible thanks to the ion currents that flow across the cell
membrane. Inside the cell there is a major concentration of potassium ions (K+) while out-
side the Sodium (Na+) concentration is prevalent. In resting conditions the internal side of
themembrane ismore negative than the external creating a resting potential of−70mV (Fig.
1.4). When an over-threshold voltage stimulus (the threshold is around −55mV ) is applied
to the membrane the Sodium channels open, allowing the Sodium ions to enter inside the
cell (Fig. 1.5), this causes the inside to become more positive that the outside increasing
themembrane voltage up to 40mV (depolarisation phase), due to this change of polarity the
potassium channels open and ions flow out of the cell (Fig. 1.6), by this way a negative po-
tential is restored inside the cell (repolarisation phase). The Potassium channels are slower
than the Sodium ones, for this reason the number of Potassium ions flowing from the inner
to the outside is higher than that of Sodium ions flowing in the opposite direction, as a result
a hyperpolarization phase occurs. To restore the resting potential the Sodium-Potassium
pump is needed, by this way potassium ions are bring back to the inside and Sodium ions
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Figure 1.4: Ions cell concentration during the resting phase.
pushed out of the cell (Fig. 1.7). During this time interval, called refractory period, the ac-
tion potential propagation is blocked. Note that the Sodium-Potassium pump is an active
process because it moves ions against their gradients, so it requires energy to work that is
provided by a co-enzyme called Adenosine triphosphate (AT P).
Figure 1.5: Cell membrane during depolarisation phase.
Figure 1.6: Cell membrane during repolarisation phase.
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Figure 1.7: Cell membrane during hyperpolarisation phase.
1.2.3 The structure of the nervous system
The nervous system is organized in two main parts: the central nervous system (CNS) and
the peripheral nervous system (PNS) (Fig. 1.8). The former is composed by the brain, inside
the skull, and the spinal cord in the spinal column. Each section of the spinal cord is able to
control specific motor functions. The CNS collects, elaborates and coordinates all sensory
feedback and motor control signals. It also integrates more sophisticated functions, such
as the intelligence, the memory, the emotions and the learning processes. With respect to
the PNS, the CNS is able not only to acquire and to transmit but also to elaborate the infor-
mation. The PNS includes all nervous tissues that are not part of CNS and, as main duty,
transfers the afferent (input) and efferent (output) neural signals, from and to a peripheral
organs, trough channels, called nerves. In particular, a nerve is an enclosed, cable-like bun-
dle of axons (the projections of neurons) that provides a structured pathway that supports
the electrochemical neural impulses transmitted along each of the axons. In the CNS, the
analogous structures are known as tracts. Each nerve is a cable-like structure that contains
many axons that are sometimes referred to as fibers. Within a nerve, each axon is surrounded
by a layer of connective tissue called the endoneurium. The axons are bundled together into
groups called fascicles. Each fascicle is wrapped in a layer of connective tissue called the
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perineurium. Finally, the entire nerve is wrapped in a layer of connective tissue called the
epineurium(Fig. 1.9). Moreover, nerves are bundled alongwith blood vessels, which provide
essential nutrients and energy to the enclosed, andmetabolically demanding, neurons [26].
Thus the PNS is composed by a wide network of nerves that connect the brain and the spinal
cord to the all other body components including muscles and all the organs of the sensing,
breathing, circulatory, excretory and digestive system.
Figure 1.8: Human nervous system architecture: central nervous system (CNS) and periph-
eral nervous system (PNS) [3].
Figure 1.9: Nerve section [26].
The peripheral nerves contains the sensory neurons that transmit the sensorial feedback
to the CNS and the motor neurons that transfer the information from the CNS to the organs
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andmuscles. The portion of the PNS involved in the bodymotor control is further divided in
somatic nervous system (SNS) and autonomous nervous system (ANS). The motor neurons
of the SNS are connected to the skeletalmuscles and control the voluntarymovements. Their
cell body is in the spinal cord and their axon directly connects the controlledmuscle. On the
contrary, the motor neurons of the ANS control the involuntary actions and connect the
heart, glands and smoothmuscles.
1.2.4 Upper limb nerves
In the contest of this project, we are interested in the PNS and in particular in the arm and
hand nerves that performa substantial two-fold role: commanding the intricatemovements
of the arms all the way down to the dexterous fingers, while also receiving the vast sensory
information supplied by the sensory nerves of the hands and fingers. Themovements of the
armsmust be fast, precise, and strong to complete the diverse activities the body engages in
throughout the day. Even the tiny hand muscles, which perform very delicate and precise
movements, are driven by about 200.000 neurons. Rapid conduction of sensory nerve sig-
nals from the hands provides critical information to the brain and feedback during precise
activities.
Figure 1.10: Peripheral nerve connection between the CNS and the upper limb.
Starting in the trunk of the body, the nerves of the arm and hand arise from the cervi-
cal and thoracic regions of the spinal cord as spinal nerves. These nerves merge to form a
network called the brachial plexus before continuing into the arm. Five major nerves ex-
tend from the brachial plexus into the arm: the axillary, musculocutaneous, median, radial,
and ulnar nerves (Fig. 1.10). Each of these nerves carries information in the form of nerve
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impulses to and from a particular region of the arm and hand. Some of these impulses are
sent from various parts of the brain and spinal cord, some come from sense organs located
in the joints, ligaments, and tendons and others come from nervous tissue in the muscles
themselves.
The forearm is served by several major nerves, including the radial, median and ulnar
nerves. These nerves control the forearmmuscles that move the hands and fingers through
tendons that pass through the wrist. Skin in the posterior forearm and extensor muscles of
the hand and fingers are supplied by the branches of the radial nerve. Along the anterior of
the forearm, the median and ulnar nerves supply nerve signals to the skin and to the flexor
muscles of the hand and fingers.
Asmajor sensory components of the body, the hands are the destination for amajority of
the nerves in the upper limb. The radial, ulnar, andmedian nerves, having already supplied
connections to the arm and forearm, continue into the hand where they form a branching
network of nerve fibers. These myriad nerve fibers work together to control many delicate,
precise muscles of the hand and receive signals from millions of sensory receptors that de-
tect touch, pressure, temperature, and pain. The median nerve supplies the muscles and
sensory receptors of the skin in the lateral (thumb side) palm, first, second, and third digits
(thumb, index, andmiddle fingers), and lateral half of the fourth digit (ring finger). Along the
dorsum (back) of the hand, the radial nerve supplies the muscles and sensory receptors in
the lateral dorsum, and the first, second, and third digits. On themedial side of the hand, the
ulnar nerve supplies the sensory receptors andmuscles in themedial palm,medial dorsum,
medial half of the fourth digit, and the fifth digit (pinky finger).
The sum of these nerves and sensory receptors allows the peripheral nerves in the arms
and hands to collect information about the external conditions in relation to the body’s in-
ternal state; to analyze this information; and to initiate appropriate responses to satisfy the
body’s needs. The speed at which we can, for instance, remove our hand from a surprisingly
hot surface exemplifies the power of the central and peripheral nervous systems in coordina-
tion within the upper extremities. Remarkably, the nervous system transmits suchmessages
to the brain at speeds of 180miles per hour.
1.3 Implantable neural electrodes
To achieve a neuro-controlled prostheses, a direct connection to the amputee nervous sys-
tem is required. In particular, we are interested in controlling the artificial limb using the
signals from the PNS. As a consequence, implantable electrodes are necessary to link the bi-
ological tissues, described in Section 1.2.3, and the sensing electronics. Moreover, to restore
the sensory feedback too, the electrodes should support a bidirectional signals exchange.
In fact, on one hand the device must allow to record neural signals, on the other hand to
send stimulating signals from the external to the nervous system. Getting a bidirectional
electrode is a challenging requirement since, as is later detailed, neural signal recording and
stimulation have different electrode specifications to achieve an optimized solution. More-
over, since, in the nerves, the electrical conduction is based on ions, the electrodes play also
the role of transducers from ions to electrons current flow and vice versa.
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1.3.1 Modelling the electrical electrodes behaviour
The biological environment is mainly composed by water and electrolytes such as sodium
chloride, potassium, calcium, and sodium bicarbonate. Due to their electrical polarity, the
water molecules surround each dissolved ion creating a water shield that prevents a direct
contact between the charge carrier and the metal electrode. As soon as the electrode is in-
serted in the solution, a first layer of water dipoles covers themetal surface creating an addi-
tional insulation layer called Helmholtz double layer which thickness is about 1nm. Moving
further into the solution, the next layer is composed by water encapsulated ions which cen-
tres of charge form a plane called outer Helmholtz plane (OHP). When a metal is inside a
solution, depending on the metal Fermi level and on the electrolyte, rather a negative or a
positive charge potential relative to the solution is developed. In addition, considering that
water is a good insulator, the structure composed by OHP and the metal electrode behaves
as a parallel plates capacitor named Helmholtz capacitance (CH). The voltage across the CH
(VEE) lies in the range of usually fewmV up to 1V , depending on the type of metal and elec-
trolyte, and the inner electrical filed strength can reaches enormous levels of 1MV /mm. This
is a simplifiedmodel of the electrode/electrolyte interface, called phase boundary, depicted
in Fig. 1.11.
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Figure 1.11: Simplified electrode/electrolyte interface.
The typical "communication" between the metal and the ions is based on electrical and
chemical mechanisms. Changing the metal voltage potential is possible to modulate the
charge accumulated on the electrode surface and, due to the capacitive coupling (CH), the
ions concentration on the OHP. This capacitive charge transfer does not involve any chem-
ical reaction but unfortunately it allows only very small amount of charge to be transferred
because exceeding a certain charge then the voltage increases toomuch and some chemical
reactions can occur. Moreover, since it is a pure capacitive current flow, no charge carriers
cross the Helmholtz double layer. Additionally to this electrical mechanism, other two elec-
trochemical processes occur at the phase boundary: reversible and non-reversible faradic
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Figure 1.12: Simplified behavioural model of the electrode/electrolyte interface for tissue
stimulation inside the water window.
reactions. They are both characterized by an alterationof the electrode surface due to chem-
ical reactions with the electrolyte and by charge carriers crossing the CH dielectric. However,
in the first process the chemical reactions are reversible, so pushing current into the tissue
some chemical reactions occur and pulling it out again the reactions are reversed and it is
as nothing is happened. On the contrary, the non-reversible faradic processes cause perma-
nent corrosion of the electrode surface and produce substances that diffuse or bubble into
the electrolyte causing a pH shift of the biological environment and a consequent tissue ir-
ritation. These chemical reactions strongly depends on themetal and electrolyte properties,
but since the electrolyte is fixed by the human body, the only way to control these processes
is to carefully choose the propermetal. Furthermore, to avoid these undesirable side effects,
the voltage potential applied to the electrode should stay inside a safe operation range called
water window, putting a limit to the maximum injectable charge.
Material Resistivity ρ(Ω∗m)
Fat 15−10
Brain 3−9
Muscle 2.4
Blood 1.4
Cerebrospinal fluid 0.89
Pt80I r20 3.1∗10−7
Gold 2.2∗10−8
Table 1.1: Biological tissues andmetals resistivity.
A simple behaviouralmodel of the electrode/electrolyte interface is depicted in Fig. 1.12.
The access resistance (RA) is the ohmic electrical resistance in the path of the electrical cur-
rent flowing between the current source and the electrolyte resulting in the sum of the elec-
trode wire and solution resistance that usually dominates. The RA increases with decreasing
the electrode size and strongly depends on the electrolyte resistivity ρ. Typical biological
tissues resistivity are collected in Table 1.1. The CH, previously described, depends on the
effective metal surface area and not on the geometrical one. Therefore, by increasing the
roughness of the electrode surface the CH increases allowing a higher amount of charge to
be transferred. Finally, since the CH is not ideal, a leakage resistance (RL) to model the leak-
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Figure 1.13: Simplified behavioural model of the electrode/electrolyte interface for tissue
stimulation beyond the water window.
age of charge carriers through the CH dielectric must be considered. The larger the effective
electrode surface area, the smaller is the RL. The presented phase boundarymodel well rep-
resents the tissue stimulation process when non-reversible chemical reactions occur.
Electrode
Phase
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Electrolyte
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Z
Figure 1.14: Simplified behaviouralmodel of the electrode/electrolyte interface during signal
recording.
Beyond the water window, tissue damages may occur and water dissociating process
starts with consequent oxygen and hydrogen bubbling. In this case the whole interface
shows linear current/voltage relationship and it is better represented by the circuit depicted
in Fig. 1.13. In this new model, the zener diodes (ZD) define the water window, becom-
ing conductive when the applied voltage is besides that range, and the Rhydrogen and Roxygen
model the current/voltage ratio observed respectively during hydrogen and oxygen bub-
bling. Since these resistance are smaller than RL, they dominate and RL and VEE are usually
neglected. Finally, with regard to the biological signal recording, the electrode/tissue inter-
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face can be modelled with a complex impedance as depicted in Fig. 1.14. In this case, we
are more interested to the signal variable component rather than their constant potential
and due to the CH, the interface acts as a high-pass filter, blocking the low frequency signals,
with a cut-off frequency defined by the parallel between CH and RL. Therefore these two pa-
rameters must be carefully tuned considering the bandwidth of the biological signals to be
acquired.
1.3.2 Electrode design
The design of electrodes involves different disciplines and strongly depends on the specific
application. Recalling the target of thiswork,an implantable electrode to acquire/inject neu-
ral signals from/to the arm nerve is required. Since the electrode direct connects the inner
body tissue, severe requirements in terms of biocompatibility and biostability put a strong
limitation on the materials selection. The electrode must not be toxic for the organism and
should last as long as possible in contact with the hostile biological environment to avoid fre-
quent patient surgeries. All material’s mechanical, chemical and electrical properties must
be carefully considered to obtain an electrode that perfectly interfaces the organism with-
out damaging the tissue and allowing good quality signal exchange between the body and
the machine. For example, properties such as the mechanical robustness and the chemical
corrosion refer to the material biostability and define how long the electrode will "survive"
inside the body whereas the young modulus evaluation is important to obtain an electrode
that imitates, as much as possible, the tissue’s stiffness and elasticity avoiding tissue dam-
ages. Also the direction of the desired communication between the body and the machine
should be taken into account since, as explained in Section 1.3.1, depending on whether we
want to stimulate the tissue or to record signals from the organism, the electrodes behaves
differently and a good compromise between thematerial’s propertiesmust be reached. Also
the required electrode’s selectivity andnon-invasivity are critical aspects to deal with in order
to define the electrode architecture and its geometrical configuration. In particular, because
of the nerve bundle structure, the selectivity plays a key role in this specific application. In
the inner part of the nerve, there are several fascicles and each fascicle contains different
axons, therefore the electrode must be able to isolate a single neural signal from the other
electrical activities around it. In this way, with electrodes placed close to neural fibers, it be-
comes possible to record a stronger signal, improving the Signal to Noise Ratio (SNR). From
the patient point of view, it is suitable to minimize invasivity. These two requirements are
clearly in contrast. In fact, if the aim is to have a high selectivity, than it is necessary to in-
crease invasivity inserting the electrode into the body (non superficial electrode) or even
within the nerve (intraneural electrode). In these years several categories of electrodes have
been developed, they can be divided in two categories: extraneural (i.e cuffs) which are less
selective but also less invasive, and intraneural (longitudinal, transversal, penetrative and
regenerative) which are preferred for their better selectivity but imply a higher invasivity. A
brief summary on themain electrode types is presented in the following.
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1.3.3 Extraneural electrodes
Cuff electrodes
Cuff electrodes are among the most used extraneural electrodes. They have a cylindrical
shape to completely envelope the nerve as depicted in Fig. 1.15.
Figure 1.15: Extraneural cuff electrode.
The electrical contacts, which number depends on the specific application, are placed in
the inner surface of the cylinder that directly contact the external nerve tissue. In this way
the recorded signal is as strong as possible. There are two main types of cuffs: split-cylinder
and spiral cuff. The formers have the shape of a semi-open cylinder that must be closed
around the nerve with suture making them uneasy to implant. A common issue with split-
cylinder cuff electrodes is their poor adaptability to the nerve diameter. In fact, a too large
electrode does not allow a good contact with nerve and it will produce a too weak neural
signal whereas a device too tight may cause nerve damages. In order to overcome these
problems spiral cuffs have been introduced. They are fabricated with a stretch sheet that
allows them to follow the nerve shape [125]. Compared to others extraneural electrodes, the
cuff ones are reliable and robust and can beprecisely placed around the nervewith a reduced
invasiveness. Moreover, since the contacts are in the inside of the cylinder, the stimulation
can occur with lower currents than those used in other extraneural electrodes. However, they
suffer a low selectivity [182]. In fact, being wrapped around the nerve, they record the whole
electrical activity of the nerve which is the sum of the signals from all axons. Furthermore,
stimulating afferent axons from the outside of the nerve requires, anyway, high stimulation
currents with respect to the intraneural electrodes.
Flat interface nerve electrodes
An evolution of the standard cuff electrodes to overcome their limited access to information
from central fascicles is the flat interface nerve electrode (FINE). Due to its flat geometry, it
presses the nerve forcing all nerve fascicles close to the epineurium [187]. The idea behind
this design is to push the natural reshaping capability of the nerve in order to access most of
the fascicles without compromising the blood-nerve barrier. This electrode has successfully
shown recording selectivity in simulations and animal [210, 134] and human [161, 160] ex-
periments. Finally, although the combination of low invasiveness and high selectivitymakes
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FINE electrode a promising neural interface, its long-term biocompatibility still needs to be
proven in humans.
1.3.4 Intraneural electrodes
Intrafascicular electrodes
Electrodes able to penetrate the nerve have been introduced in order to allowhigher selectiv-
ity with respect to extraneural electrodes. Being placed inside the nerve, the intrafascicular
electrodes are in direct contact with tissue to be stimulated or from which neural signals are
recorded. In this way, pulses with lower amplitude are required to get the same stimulation
results of extraneural electrodes [211] and the signal-to-noise ratio (SNR) of recordings is in-
creased. Moreover, stimulation through them allows to activate single fascicles inside the
nerve with little cross-talk to adjacent ones. Several intrafascicular electrodes may be im-
planted for multiple stimulation and recording. For improving the selectivity and depend-
ing on the purposes, intrafascicular electrodes with different geometries were developed.
Longitudinal electrodes get the name from their insertion way and are often indicated as
LIFE (Longitudinal Intra-Fascicular Electrodes). In fact they are implanted throughout per-
inervium and placed, parallel to the axe of nerve, inside the nervous fascicles. They host
multi-active sites composed of a thin conductor wire made of Platinum-Iridium (Pt-Ir) or
fabricated with metallized Kevlar fibers, covered with an insulating sheath. Multi-channel
structures allow understanding better the signal propagation along the nerve. They have
been first tested in animals and later implanted for stimulation of the peripheral nerves in
the human arm [113]. Nevertheless, LIFEs have some drawbacks regarding their radial sym-
metry [212], since the fixed distance between electrode and nerve limits selectivity. More-
over the electrode stiffness causes micro-movements that, in the long term, may damage
the nerve. To overcome some of their flaws, new thin film Longitudinal Intra-Fascicular
Electrode (tf-LIFE) were introduced. They are an evolution of LIFE composed of a double
sided structurewith contacts dislocated in different parts of the electrode. Due to its flexible
structure, it allows a better compatibility with the tissue preventing possible nerve damages.
The need for electrodes able tomovewithin the nerve, approximating the electrical contacts
to nervous fibers, have brought to a new generation of tf-LIFEs based on Shape Memory Al-
loy (SMA) materials. A serpentine shape can be memorized in the SMA, placing electrical
contacts in the crests of serpentine. In this way, when the electrode reaches a determined
temperature, its shape can be modified and active sites moved closer to the axon [25]. Any-
way, due to their longitudinal placement inside the nerve, these intrafascicular electrodes are
characterized by a low spatial resolution. To overcame this limitation, Transverse Intrafasci-
cular Multi-channel Electrode (TIME) were developed. They are designed to be implanted
transversally through the nerve, placing the active sites in away that enhances the possibility
of accessing a larger, spatially separated sub-population of different nerve fibers or fascicles.
In theory, this is comparable to implanting several LIFEs in one nerve or several single fas-
cicles. A complete description of TIME electrode is in [23]. Several studies have been con-
ducted to compare the different performance of LIFE, tf-LIFE and TIME electrodes [16, 88].
In particular they prove the ability of a single TIME electrode to excite various muscles by
stimulating through its different active sites.
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Penetrating electrodes
Figure 1.16: Penetrating electrode.
Penetrative electrodes are composed by a matrix of needles attached to a rigid substrate
(Fig.1.16). In their simplest configuration they are called shaft electrodes and they are com-
posed of only one needle. Structures with many electrodes are called MEA (Multi Electrode
Array), a widely used version of MEAs has been developed at Utah University and it is called
UEA (UtahElectrode Array) [110]. Penetrative electrodeswere used primarily in theCNS, but
there are also applications related to PNS although their stiffness and their difficult implan-
tation does notmake them particularly suitable for this purpose. When the electrode is used
in CNS, needle can penetrate trough the skin in the skull reaching cerebral neurons. In the
PNS, needles penetrate within nervous fascicles, implantation is facilitated by pneumatic
insertion techniques that, increasing insertion velocity, allow preserving nerve integrity [28].
Recent studies show that a valid alternative, that can guarantee a bettermechanical stability
and a highbiocompatibility, is in implementingMEAswith carbon nanotubes. Tests demon-
strate that impedance in this electrode is one to two orders of magnitude smaller than that
measured using traditional MEAs, thus significantly improving the performance of neural
electrode [95]. Electrodes array have been used in numerous applications, implantedwithin
acoustic nerve for auditory function restoring [204] and in the skull for recording brain sig-
nals in animals and also implanted in humans for robotic limb control [195]. Although high
selectivity is a major design advantage of MEAs, their capability to discriminate single units
has been observed to deteriorate over long periods of time [139]. Moreover, despite the re-
ported functionality and safety of theMEAs, their implantation in the PNS compromises the
perineurium and the blood-nerve barrier, carrying a significant risk of nerve trauma. This
fact, together with a relatively complex implantation, and further stabilization, are the main
drawbacks of this interface.
Regenerative electrodes
The last typology of intraneural electrodes that will be analysed in this contest is the regen-
erative electrode also referred as sieve electrode. It is transversally inserted in the nerve and
is shaped as a grid that can be either circular or square. A possible architecture is depicted
in Fig. 1.17. The grid plays a fundamental role because it allows the neural fiber regenera-
tion through its holes, this is the reason why it is called regenerative electrode. This special
structure confers to the electrode a double function. On one side it allows to contact sin-
gle axons of the different nerve fascicles since the electrode active sites are placed inside
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Figure 1.17: Sieve electrode.
the holes of the grid, making them the more selective among all presented electrodes. On
the other hand, it makes the electrode very stable inside the nerve once the neural tissue
regeneration has occurred. The number and the dimension of the grid vias is surely a cru-
cial issue in designing such electrodes. In fact, different studies demonstrate that too small
vias can inhibit neural tissue regeneration whereas, increasing their diameter, the distance
between vias increases leading to an excessive deflection of neural fibers with a consequent
difficulty in neural tissue regeneration. A good compromise seems to be the fabrication of
electrodes with a diameter in the range 45µm−60µm [126]. Moreover, for prosthesis control
purposes, the electrode is usually divided in reference areas by shorting different vias to a
unique electrical contact in order to record specific neural patterns [193]. The implementa-
tionofmulti-via electrodes (some sieves contain 800 vias) is facilitated by the introductionof
polyamide. This material is more flexible than silicon and allows to reduce the risk of nerve
damages during implantation. Moreover the high biocompatibilitydegree of polyamide per-
mits longer time implantation than that of silicon [89]. As previously introduced, the price
of a high sensitivity is the high invasivity of the electrode. This aspect jointly to the fact
that neural signals cannot be recorded until the regeneration is completed (usually about
12 weeks) are the main drawbacks of sieve electrodes. In particular, their high invasivity
has not yet allowed their implantation on humans, although encouraging experiments have
been carried out on frogs, rats and fishes [126]. Improvement on selectivity and cross-talk
reduction is reached with the newer Regenerative Scaffold Electrodes (RSEs), a combination
between sieve and cuff electrodes that better isolates nerve fascicles [117]. They are based
on a thin-film sheet with micro channels that topographically guide the axons regenerating
from a sectioned peripheral nerve across the electrode active sites. Different flexible mate-
rials such as polydimethylsiloxane (PDMS) [174] and nanofibers [43] have been investigated
for RSEs fabrication in order to increase their tolerance to demanding mechanical handling
such as twisting and bending. Moreover, some studies [58] demonstrates that embedding
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substances such as extracellularmatrix (ECM) proteins and neurotrophic factors (NF) in the
nerve conduits enhances the nerve reconstruction. Many findings suggest that microchan-
nel scaffolds are well suited for chronic implantation and peripheral nerve interfacing to
promote organized nerve regeneration that lends itself well to stable interfaces.
1.4 Implementation issues
Today many devices are commonly and often quite easily placed inside the human body
to restore some lost functionalities or simply to support the activities of the natural organ.
In both cases, several strict requirements, defined on national and international directives,
must be satisfied before the use of themedical device will be approved. In particular, the Eu-
ropean Community has defined three main directives: the Medical Device Directive 93/42/
EEC, the Active ImplantableMedicalDevicesDirective 90/385/EECand the In VitroDiagnos-
ticMedical Devices Directive 98/79/EC. The directive 90/385/EEC, introduced in the 1990, is
the one that covers the placing on themarket and putting into service of "active implantable
medical devices" (AIMDs). Through these documents the EuropeanUnion (EU) defines a se-
ries of conformity assessment procedures that allmedical devices have to undergo. However,
it is not economically feasible nor justifiable in practice to subject all implants to the most
rigorous conformity inspections. Therefore, a medical device classification system was in-
troduced to apply tomedical device the appropriate check procedures only. Themain classi-
fication criteria is the device potential risk defined considering some parameters such as the
duration of use (transient, short and long term), the location of use (on central circulatory
system, on central nervous system, outside of both), the level of invasiveness (non-invasive,
invasive throughbody orifices, surgically invasive, implantable) and the energy supply (non-
active, active). The EU legislation includes also several documents that contains a technical
specification or other precise criteria designed to be used consistently as rules, guidelines
or definitions, generally referred as "standards". There are national and international stan-
dards, created by bringing together the experience and expertise of all interested parties such
as the producers, sellers, buyers, users and regulators of a particular material, product, pro-
cess or service. Standards, harmonized internationally by the International Organization for
Standardization (ISO), are designed for voluntary use without imposing any regulation and
to increase the reliability and the effectiveness of goods and services. Moreover, following
a common evaluation procedure, it is also easier to compare different solutions one with
the other. Only after passing the related conformity assessment procedures, the device ob-
tains the CE mark and can be commerced. What has been discussed until this point refers
to the general procedures that has to be respected to produce any medical devices, whereas
hereinafter more issues related to the specific goal of this thesis work will be addressed. The
weakness of neural signals in the peripheral neural system is surely the major issue to face
with in neural-machine interface designing. Moreover, especially for implantable devices,
additional strict requirements in terms of system dimension, maximum power consump-
tion and human safety make harder to find a suitable solution. The recoding of such low
amplitude signals in a noisy and hostile environment as the inside of the body is, requires
special care in designing a low noise and high-quality signal elaboration system. Further-
more, restoring the sensory feedback implies the use of a stimulator to inject current signals
into the nerve without tissue damaging. Finally, the materials selected for developing the
implantable devices must be totally biocompatible and biostable in order not to generate
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infections and to obtain a device with a long expected life. These major implementation
issues will be further discussed in the following.
1.4.1 Recording issues
The action potential directlymeasured at the cellmembrane has an amplitude that can reach
about 70mV as depicted in Fig. 1.3. Unfortunately, the cell surrounding layers act as a shield
for the signal that is consequently attenuated. Nevertheless, it can still be detected, but its
weakness makes it necessary to introduce in the recording circuit special techniques for low
noise design. Signal amplitudes outside the epineurium can be lowered down to 1µV [150],
whereas typical amplitudes for intraneural signals range from tens to hundreds ofmicrovolts
[70, 214]. In addition to the low signal amplitude,another critical recording aspect is the neu-
ral spikes bandwidth that, ling in the frequency from 500Hz to 10kHz with a peak around
2kHz, partially overlaps with the Electromyographic signals (EMG) which have amplitudes
several order of magnitude higher than that of neural signals. EMG interferences are, for
this reason, the most serious interferences to cope with. Fortunately the spectral signature
of EMG decreases with frequency and, at 800Hz, it has an energy lower than that of neural
signals [150, 69]. Using a proper filter stage in the front-end circuit, it is thus possible to iso-
late the neural signals and to prevent the EMG to completely mask them. In addition to the
biological interferences, the noise due to the electronic devices must be considered too. The
main noise contributions are flicker noise and thermal noise. The former is inversely pro-
portional to the frequency (it is also called 1/ f noise), and plays a key role in low frequency
applications. In a MOS transistor it can be modelled as a voltage source in series with the
MOS gate given by Eq. 1.1, where K f is a constant depending on process parameters:
Vn, f l i cker
2 =
k f
WLCox
·
1
f
(1.1)
Eq. 1.1 shows that flicker noise is reduced if wide area transistors are used. Physical
causes of Flicker noise are not well known, the phenomena has been explained with charge
fluctuation at oxide-semiconductor interface due to presence of traps. As the p-conduction
occurs in depth while n-conduction is superficial, very close to the interface with the oxide,
PMOS devices exhibit less flicker noise than NMOS ones. The thermal noise expression is
given by Eq. 1.2, where γ represents the channel lengthmodulation effect.
Vn,th
2 =
4KTγ
gm
·∆ f (1.2)
The noise is reduced when gm increases [145]. In terms of MOS size, this means that a
large and short channelMOSminimizes thermal noise. A useful parameter for the evaluation
of flicker noise incidence with respect to thermal noise is the corner frequency. It is the
frequency at which flicker noise and thermal noise give the same contribute to the circuit. It
can be calculated equating 1.1 and 1.2, obtaining 1.3.
fcor ner =
K f
WLCox
·
3
8KT
·gm (1.3)
Input Referred Noise (IRN) is the most widely used parameter to estimate the effect of
noise in a circuit. It resumes all noise sources into a single voltage noise source, placed at the
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input of the amplifier. By this way it is immediate to understand howmuch noise is degrad-
ing the input signal. A key role in neural signal acquisition is also played by low powering.
Since the tendency is to acquire more signals simultaneously, the use of more amplifiers is
required, causing the power reduction available for each of them. Unfortunately low-noise
and low-power designs are in contrast since power scales as 1/Vnoi se2 [198]. For this rea-
son, the major effort of researchers is to find a good compromise between these two crucial
issues. Noise Efficiency Factor (NEF) is an indicator used to compare the power-noise per-
formances of different amplifiers. It has been introduced in [177] and describes how many
times the noise of a system, with the same current drain and bandwidth, is higher compared
to the ideal case. Its value is given by Eq. 1.4.
NEF =Vrms,in ·
√
2 · Itot
pi ·Ut ·4kT ·BW
(1.4)
The minimum value for NEF is reached by an amplifier with a single bipolar transistor,
in this case without considering flicker noise, NEF = 1. Basically all practical circuits have
higher values [70]. Amplifiers with lower NEF can achieve the same IRN with lower power
dissipation [209].
1.4.2 Stimulation issues
Peripheral nerve stimulation, is a commonly used approach since the 1960s to treat chronic
pain such as trigeminal neuropathic pain,nerve injuries, peripheral neuropathy, somehead-
ache syndromes and post amputation pain syndrome. Other applications include clinical
treatment of epilepsy, tremors associated with Parkinson’s disease, retinal and cochlear im-
plants and multiple sclerosis [93, 81]. Recently, neural stimulation has been investigated
also for sending sensory information back to the central neural system through the periph-
eral nerves [171, 35, 186]. Hand loss is a highly disabling event that markedly affects the
quality of life. To achieve a close to natural replacement for the lost hand, the user should
be providedwith the rich sensations thatwe naturally perceive when grasping ormanipulat-
ing an object. Ideal bidirectional hand prostheses should involve both a reliable decoding of
the user’s intentions and the delivery of nearly "natural" sensory feedback through remnant
afferent pathways, simultaneously and in real time. Moreover, it is an essential instrument
for neuroscientists to study the function of the nervous system by supervising the effects
of stimulating neural tissue. The stimulation system must be capable of generating a wide
range of electrical signals for nerve stimulation via implantable nerve electrodes. In addi-
tion, since this is a strongly patient dependent application, a reconfigurable and adaptable
system is required. As a consequence, the generated neural signals must be programmable
in terms of wave form, amplitude and frequency. However, generating the proper signals is
not the only issue in designing a neural stimulator. The designer must also consider many
other aspects that, for example, refer to the patient safety in normal-operationmode and in
case of system failure.
From an electrochemical point of view when the stimulation signal is provided, a charge
transfer between the electrons in the metal electrode and the ions in the biological tissue
occurs. As discussed in the Section 1.3.1, the ionic flow can be induced by three primary
mechanisms, the capacitive and the reversible and non-reversible Faradaic reactions. In the
former no electrons transfer occurs, just a redistribution of charged chemical species in the
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tissue. Whereas with the Faradaic reactions, an exchange of electrons across the electrode-
tissue interface is involved, resulting in reduction or oxidation of some chemical species. In
particular, the irreversible reactions are quite dangerous for the organism because they pro-
duce new chemical species that diffuse inside the body altering its normal chemical com-
position, for example inducing a pH shift. Then, to prevent this toxic reaction and tissue
or electrode damages, in a neural stimulation system only reversible Faradaic processes are
allowed for charge injection. Regarding safety during electrical stimulation, several analy-
sis and models have been presented in literature. Some studies focus on electrode mate-
rial and geometric area [151, 111], using as selection criteria the reversible charge injection
limit of the material. Such quantity depends on the reversible processes that are available
over the duration of the stimulus, as well as the stimulus waveform shape and frequency
[152, 44]. Considering the methods of controlling charge injection, two categories are avail-
able: current-controlled and voltage-controlled. Several works consider the current con-
trolled method the most effective because the effects of such stimulation take place near
the electrode and can be directly calculated and easily understood [111, 41]. Current pulses
allow to eliminate variations in the stimulation threshold evenwith changes in the electrode-
tissue impedance and are commonly used for functional electrical stimulation of excitable
tissue. However many researchers prefer voltage stimulation in terms of electrode safety.
In fact, current pulses can cause high electrode voltages with a following electrochemical
damage of the electrode [192]. Choice of stimulus parameters is then very important in the
design of neural stimulation circuitry and depends on the type of stimuli to generate [65].
Charge-injection for neural stimulation is usually applied in the form of rectangular pulses
but in the recent years different waveform types have been explored. The results obtained in
[154] and [33], suggest that Gaussian waveforms, compared to rectangular stimulus, reduce
the non-uniformity of the current density distributions on the electrode surface whilemain-
taining stimulation efficacy and requiring the smallest electrode surface area.
The last but not the least problem to deal with in neural stimulator designing is the high
impedance of the electrode-tissue interface. Its simplest model with discrete components is
presented in Section 1.3.1, in which Fig. 1.12 and Fig. 1.13 respectively depicts the interface
behaviour inside and outside the water window. The impedance of commercially available
electrodes ranges from 10kΩ to 1MΩ [211, 213, 39, 23]. As a consequence, in order to inject
enough level of charge into the nerve, the stimulation voltage needs to be increased with re-
spect to the stimulator voltage supply that is typically lower then 3.3V . For this reason, many
implantable neural stimulators available in literature ([208, 78, 122]) embed a high voltage
booster that properly increases the stimulation voltage before delivering the current pulse.
Moreover, by analysing the different components of the electrode/tissue interface model, it
results that the impedance’s value strongly depends on, at least, threemain factors, the elec-
trode design (active sites geometry and selected materials), the in-body environment and
the electrode positioning inside the tissue. Whereas the electrode parameters can be tuned
to improve the signal injection on the base of the specific application, the last two factors are
less controllable and patient dependent. In particular nothing can be done about the chemi-
cal compositionof the organismand it is not easy to control howwell the electrode had been
implanted. In addition, the impedance tends to increase over the time due to the unavoid-
able body reactions to the implanted device and due to the irreversible Faradic processes
that may occur at the electrode/tissue interface degrading the quality of the signal transfer
[53]. In order to cope with this high variability of the impedance, programmable stimulator
capable to adapt to the patient and to be tuned over the implant lifetime are often designed.
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1.4.3 Packaging issues
The design of medical devices for human implantation always puts strict requirements on
the system specifications limiting the range ofmaterials that can be used. In particular, there
are two main factors that influence an implantable system design: the biocompatility and
the biostability. The former is the ability of a material to perform with an appropriate host
response in a specific environment [2, 18], whereas the latter refers to the ability of amaterial
to maintain its physical and chemical integrity after implantation in living tissue. A further
distinction between structural and surface biocompatibility is also done. The structural bio-
compatibility is the adaptationof an implanted structure to themechanical properties of the
host tissue. This refers to the shape aswell as to the inner structure of the implant that should
mimic the tissue structure. The surface biocompatibility is a similar properties but refers to
the chemical, physical, biological and morphological surface properties of an implant that
should clinically promote itself interaction with the host tissue. The EU legislation refers to
the ISO 10993 standard for the biological evaluation of medical devices. In particular, the
standard details the procedures that should be applied to verify the device biocompatibility
distinguishing between in vitro and in vivo tests. In vitro tests are performed with cells or
biological molecules outside their normal biological environment. These tests are particu-
larly useful to investigate the toxicity and compatibility of materials because there are not
all those defensive mechanisms the normally act in a living organism. It is also possible to
prove the effectiveness of production and sterilisationprocedures. In vitro tests are followed
by in vivo experiments that are usually performed first in animals and later in humans. In
vivo tests are surely themost complete tests to really prove the device compatibility with the
body. In particular, they allow to evaluate the real biological, chemical and mechanical in-
teractions with the tissue and the long-term effects.
On one side placing electronics into a package protects the implant from water and vapour
contained in the body and on the other side it protects the tissue from electrical currents.
Galvanic corrosion of two dissimilar metal parts joined together, dissolution of inorganic
passivation layers of semiconductors, evolution of gas by electrolysis, corrosion of thin-film
metal tracks of semiconductors, high resistance shortingpath for current in high-impedance
circuits, electromigration of two adjacent metal tracks and swelling-induced mechanical
stress of polymeric components are only some of the most common potential effects of liq-
uid water on implanted electronics ([129, 4, 82, 32]). Moreover, in case the electronic cir-
cuits get in contact with saline solution, additional failure modes might occur such as low-
resistance shorting of tracks by conductive saline or poisoning of semiconductor devices by
sodium ions, resulting in greatly increased leakage in back-biased p-n junctions. For these
reasons, an additional package property is always investigated: the hermeticity. It is defined
over vapour leakage rate, based on gas permeability, specific to the material properties and
its thickness. In addition, the maximum leakage rate for considering a package "hermetic"
depends on the package volume. A possible way to evaluate the package hermeticity is de-
scribed in [164], in which themaximum allowable level of vapour inside the package is fixed
to 5000ppm since the dew point of water according to nomograph from Fig. 1.18 for pack-
ages with 1atm internal pressure at 0◦C is reached when 6000ppm H2O are present. By
fixing the limit to 5000ppm, the dew point is below freezing point (0◦C ) and any condensing
water would build ice crystals instead of droplets, avoiding the risk of water-induced corro-
sion. Moreover, since the implants operate at 37◦C , not 0◦C , a higher moisture content is
allowed and the limit of 5000ppm sets a large enough safety margin.
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Figure 1.18: Nomograph for dew point and moisture content (PPMV) as a function of Pres-
sure.
Other processes such as protein deposition, calcification and immune system reactions can
cause the device encapsulation inhibiting or limiting its required interactionwith the organ-
ism. The cooperation of all these mechanisms reduces the implant life-time and increases,
consequently, the number of required surgeries for replacing the device. Moreover, depend-
ing on the importance of the restored body functionality, a system failure can also be fatal
for the patient. Anyway, despite the in-body environment hostility, the implant can benefit
of the constant temperature of the body (37◦C ) and of the relative stable pH of most of the
tissues. In order to assure enough levels of biostability, biocompatibility and hermeticity,
the materials selection is one of the key points in implantable package designing and since
a huge range of materials is available, it is not an easy task. A typical package for housing an
implantablemedical device is generally composed by different parts such as the housing for
the electronic and/or mechanical components, the cables for routing the electrical signals
inside the body, the electrodes for connecting the electronic interface to the tissue and the
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feedthroughs, i.e., the package opening to the outer environment. All listed elements, must
be carefully designed, to avoid the failure of the whole implant and, depending on the part
we are considering and on the specific application, only certain materials can be selected.
Some of the most commonly used materials are collected in Table 1.2, they are metals, ce-
ramics, polymers and glasses. Gold [112], stainless steel and its alloys [4], platinum and its
alloys [162, 120], tungsten [139] and titanium [112] are stable metals adopted in AIMDs as
electrical conductors and, seen they act as barrier against moisture, they are suitable for
making the hermetic housing too. However, preventing any kind of wireless communication
between the inner and the outer of the package, metal enclosures are not always the opti-
mal solution. In this case, other materials transparent to electromagnetic fields should be
adopted, for example, polymers, ceramics and glasses [68]. The last two, like the metals, are
often used for making the electronic housing but, being quite brittle, they cannot be used in
those applications where the package undergoes high continuous mechanical stress [104].
Metals, ceramics and glasses are used where high hermeticity levels are required, but, being
quite hard, they often do not satisfy the structural biocompatibility requirements and, there-
fore, an additional encapsulation of polymer-based material is used. In fact, polymers have
been chosen as housing but also as substrate and insulation material, because, being flexi-
ble, better match the Young’s modulus of soft tissue. Quite diffuse implantable polymers are
silicon rubber (Polydimethysiloxane-PDMS) [163], polyimide (PI) [84] and parylene C [72].
Moreover, they are quite diffuse in the fabrication of non-hermetic packages [80, 20] since
polymers perfect surface adhesion does not allow space between the covering layer and the
electronic circuits for vapour condensation, preventing all degenerative effects due to liquid
water. Non-hermetic package are usually smaller, cheaper and require easier production
steps with respect to the hermetic ones. To summarize, each material has its pros and cons
and due to the huge variety of requirements to be satisfied, it is not easy to find a single
material that perfectly fits the purpose. Many works in literature ([163, 112, 131, 85]) show
that the only way to overcome the biostability, biocompatibility and hermeticity issues, is to
proper combine different materials in order to exploit their advantages.
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Commonly used
materials
Applications Requirements
Degradation
mechanisms
M
e
ta
ls
Platinum&
Platinum/Iridium
(Pt/I r )
Gold
Titanium
Tungsten
Stainless steel
MP35N [87]
Elgiloy
Pnynox
Electrical
conductors:
wires,
feedthroughs,
connectors,
electrode contacts
Moisture barriers:
hermetic packages
for electronics
Mechanical
robustness,
Corrosion
resistance,
Biocompatibility,
Good
conductivity
Galvanic corrosion,
Crevice corrosion,
Pitting corrosion,
Corrosion fatigue,
Fretting corrosion,
Electrically driven
corrosion
P
o
ly
m
e
rs
Polydimethysiloxane
(PDMS)
Polycarbonate (PC)
Polyimide (PI)
Poly(p-xylylene)
(Parylene)
Polyethylenterer-
phthalat(PET)
Electrical
insulators:
wires,
feedthroughs,
connectors,
electrode contacts
Mechanical parts:
tines, mechanical
mediators to tissues
Mechanical
robustness,
Degradation
resistance,
Biocompatibility,
High electrical
resistance,
High breakdown
voltage
Unspecific
hydrolyses,
Oxidative
degeneration,
Swelling,
Leaching,
Plasticising effects,
Enzymatic attack,
Microbiological
attack,
Lipid adsorption
C
e
ra
m
ic
s
Alumina (Al2O3)
Zirconia (ZrO2)
Glass-Ceramics
Electrical
insulators:
feedthroughs
Mechanical parts:
implant housing
Mechanical
robustness,
Degradation
resistance,
Biocompatibility,
High electrical
resistance,
High breakdown
voltage
Brittleness: risk of
breakage,
Fatigue under load,
Degradation in
moist
environments
C
e
ra
m
ic
s
Soda lime glass
Borosilicate glass
Electrical
insulators:
feedthroughs
Mechanical parts:
implant housing
Mechanical
robustness,
Degradation
resistance,
Biocompatibility,
High electrical
resistance,
High breakdown
voltage
Hydrolytic
dissolution,
Fatigue under load
Table 1.2: Commonly usedmaterials for implantable packages [178].

Chapter 2
Neural signal recording unit:
design and test
In this chapter, after a brief overview on the state-of-the-art neural interfaces, the design of
a custom IC for acquiring the neural signals from the PNS is described. Starting with the
definition of the design specifications, the description focuses on the details of the system
implementation. The device has been developed on two different levels: a high level be-
havioural model for a rapid evaluation of the specification meeting and a transistor model
for a slower but more accurate analysis. Finally, the chip characterization tests, including
electrical measurements and in-vivo experiments, are presented.
2.1 State of the art
Neural signals can be considered both in terms of voltages and currents. In fact, as explained
in Section 1.2.2, voltage spikes are generated by means of ion channel currents. According
to what reported in literature, in this thesis the main focus is on the neural voltage record-
ing. Nevertheless an analysis and a high level implementation of a front-end circuit for ion
channel current detection is also presented. For these reasons in this section the state of
art related to both type of measures is presented, the voltage signal acquisition and the ion
current readout circuits.
2.1.1 Neural voltage recording circuits
In last decades great advancements have been reached in biomedicine, in particular as de-
scribed in Section 1.3 the introductionof intraneural electrodes hasmade it possible to work
with stronger signals. Nevertheless, amplitudes remain in the order of magnitude of tens of
microvolts, therefore the noise is still the major concern. A low noise front-end stage is then
mandatory to prevent the signal destruction. Many researchers are currently working on
low noise neural interfaces, aimed to different applications. This kind of devices indeed can
be very useful for many purposes: to find a solution against neural-degenerative diseases
like Parkinson and Alzheimer for instance, as well as for injured patients with permanent
damages to the spinal cord and, as in the work presented in this thesis, to restore lost func-
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tionalities in amputees thanks to neuroprosthesis. According to the pursued goal, different
specifications drive the neural interface design. In the systems that record signals directly
from the CNS, for example, also neural signals different from action potentials can be useful
(Local Field Potential (LFP) for instance). Their amplitudes are in the order of magnitude of
mV and their frequency overlaps with EMG interferences [83, 91, 183, 169]. However, the
recording from CNS is still possible because EMG signals are not of a such importance, due
to the fact that there are no muscles moving into the brain. For this kind of applications the
bandwidth includes also very low frequencies (in the mHz −100Hz range) [168, 146, 100].
On the contrary, with respect to the acquisition of neural signals from the PNS, the EMG in-
terference is a huge contribute to the overall background noise as explained in Section 1.4.1.
Therefore, the neural signal weakness together with the strong interferences drive the de-
signers to develop solutions capable to filter and amplify the signal as close as possible to
the electrode, the miniaturization and optimization of electronics for neural activity regis-
tration seems to be then, the new challenge. Attempts to solve this issue are based on two
different approaches: the use COTS electronics or the realization of a custom IC. The first
approach is utterly useful for a preliminary analysis because it is a low-cost solution and has
a rapid implementation time so it is suitable for short-term experiments, especially on ani-
mals [62, 105]. Moreover, since neural signal characteristics in terms of bandwidth and am-
plitudes are patient and electrode dependent, the possibility to easily modify the electronic
configuration represents a great advantage in the first stages of research. The IC approach,
on the contrary, allows the realization of low noise and compact devices, combining low
power consumption and small sizes [71, 199] and is, therefore, more suitable for long-term
implantation. Nevertheless, design time and prototyping costs are large and the custom de-
vice usually lacks flexibility and adaptability. To summarize, the typical approach is to start
with a COTS device and, only once that the terms of the problem are better known, a custom
integrated circuit can be developed on a solid ground.
Several works aimed at the realization of neural interfaces based on both, discrete and in-
tegrated circuit, approaches have been presented. For what concerns the integrated circuit
approach, the majority refers to the processing of cortical neural signals [112, 106, 67, 218,
54, 199] including, sometimes, both recording and stimulation functionalities such as those
presented in [146, 8, 189]. However, some integrated circuits for PNS have also been devel-
oped [148, 46, 165, 194, 92, 94, 150], but in most cases they do not include the Analog to
Digital Converter (ADC) and are focused on cuff electrodes. The IC circuits have the great
advantage on their discrete system counterpart, to allow the designer to have the complete
control on all the system parameters, by this way it is possible to find a better fitting between
the specifications and the prototype. The drawback is obviously a major project complexity
due to the enormous degree of freedom that must be handled by the designer. In the fol-
lowing a survey on literature regarding the amplifier, the filter and the ADCs used in neural
signal recording interfaces is presented.
Amplifiers
One of the key points concerning the recording module is to realize a low noise amplifier.
Different choices have beenmade in this direction but themost pursued one has been to use
a Symmetrical OTA topology of Fig. 2.1. Thanks to its simple circuitry, in fact, it guarantees
theminimum IRN comparingwith other topologies as Folded Cascade [199] andMiller OTA.
Many papers present such solution for neural implementation in its single ended [204, 70,
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15, 75] or fully differential versions [218, 92, 67].
 
Figure 2.1: Simmetrical OTA in Fully differential configuration.
Using Symmetrical OTA architecture, thermal noise is given by Eq. 2.1.
Vn,th
2 =
[
16kT
3gm1
·
(
1+2
gm5
gm1
+
gm8
gm1
)]
(2.1)
Where gm1 is the transconductance of the input differential pair, while gm5 and gm8 are
the transconductances of the transistors in the output branch. In order to reduce noise, a de-
signer must have special care in MOS sizing. Eq. 2.1 shows that thermal noise minimization
requires gm1≫ gm5, gm8. Since the gm expression for a MOS in saturation region is given by
Eq. 2.2, a low noise amplifier can be achieved by using large and short differential pair and
narrow and long mirror transistors.
gm =
√
2µCox
W
L
(2.2)
The consequence in choosing large transistor for input differential pair is that the device
enters in weak inversion region. In such region gm is maximized and becomes independent
from MOS size, depending only upon drain current. Thus, once that the differential pair
MOS is in weak inversion, the only way to further increase the transconductance is to in-
crease the current with a consequent increase of power. Taking everything into account, the
majority of papers choose to maximize gm1 by using a large input differential pair in weak
inversion without increasing current, and to minimize gm5 and gm8 by puttingM5 and M8
in strong inversion [115, 73, 98, 36]. This approach is not used only in Symmetrical OTA
configuration but also in Folded Cascade [188, 198] and Miller OTA [194]. Such choice has
advantages in terms of flicker noise reduction. As already shown in Eq. 1.1, this noise is in
fact reduced when MOS dimensions are increased. Almost all researchers prefer a PMOS
differential pair to NMOS for its lower sensitivity to flicker noise. Nevertheless, analysis car-
ried out in [22] shows as such assumption is true only comparingNMOS and PMOSwith the
same gm . The noise reduction, in this case, derives from a larger implementation area of
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PMOS transistors. Considering the same biasing and area it is demonstrated that a NMOS
amplifier presents higher gm than a PMOS one and then a better figure noise. Another ap-
proach that has positive effects on noise is the use of a fully differential topology. Having two
branches, in which the signal is mirrored and propagated, is an advantage in terms of com-
monmode noise. Such noise spreads in the same way along the two differential paths of the
circuit and is cancelled taking the difference of the two output voltages. These benefits are
paid with a large occupation area due to the duplication of feedback networks of the filters
and to the introduction of common-mode feedback (CMFB) blocks. For these reasonsmany
papers adopt this strategy [218, 92, 67, 188]. Even if symmetrical OTA is themost widely used
configuration, other topologies have been exploited. Themodified folded cascade proposed
in [198] allows to obtain a NEF of 2.67 which is one of the lower values reported today. This
result is achieved reducing power by means of current reduction in folded branches (1/16
with respect to input branches) that may imply worse noise performance. This drawback
is avoided using degenerating resistors in series with M5 and M6. An appropriate choice
of these resistances may significantly reduce the contributions to total noise. First because
thermal noise in resistors can be significantly lower than in MOS and second because the
resistance gives no contributes to flicker noise. A folded cascade topology has been used by
[141] that, taking advantage by the current-splitting technique, reaches a NEF of 3.09 with an
IRN = 3.07µVrms. Among the other topologies exploited in neural amplifiers, Wang et al.,
in [194], propose a preamplifier stage based on Miller OTA configuration. The circuit gives
a gain of 20 dB and it is followed by an instrumentation amplifier that brings the gain to 80
dB. Sacristan and Oses [153] present instead a multi-stage architecture. In the design of the
first stage, represented by a simple preamplifier, authors have paid particular attention in
noise reduction and CMRR, using large area transistors and high biases current. The second
stage takes advantage by a DDA (Difference Differential Amplifiers), composed by two pairs
of differential inputs. Inputs are applied to the first pair while in the second two, feedback
loops are implemented. One feedback loop imposes the gain, while the other introduces
zero and poles for filter implementation. The third stage consists of a simple RC high-pass
filter followed by a fixed gain amplifier, needed to adjust the gain to the level required by the
ADC. This circuit solution allows to achieve particularly lownoise levels (0.35µV in the band-
width of 100Hz−5kHz), at the cost of a high power consumption (2mW ). In [92], a different
solution employing an instrumentation amplifier has been proposed. In order to reduce
the noise, a fully differential approach is used and the input stage is constituted by a PMOS
differential pair with large area. Despite that, the noise at 1kHz is about 0.73µV /
p
Hz. Inte-
grated in the neural useful band (250Hz−5kHz) an IRN value of 50µV is obtained, still too
high if compared with the weak amplitude of neural signals.
Filters
Several approaches in neural filter design have been implemented. Themajor degree of free-
dom in filter design is the choice of the filter type. In integrated systems, filter strategies can
be classified in Continuous Time Filters (R-C or MOSFET-C and Gm-C) and Discrete Time
Filters (Switched Capacitor) [6, 1]. The most used are MOSFET-C filters for their ability to
reach very low cut-off frequencies useful for LFP recording [70, 198] as well as for Fast Rip-
ples (FR) detection in epileptic patients [141]. Since the cut-off frequency is given by the
inverse of the product of the MOSFET equivalent resistance and the capacitance, a very low
value can be obtained using a high capacitor or a high resistance. But as both solutions
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imply large area implementation, a widely used approach is to employ a MOSFET biased
in triode region that emulates a resistive behaviour. By this way, the relationship between
drain current and the drain-source voltage is linear, as expected from a resistor. This par-
ticular application requires large values of resistance (to achieve a mHz cut-off frequency
with a capacitor in the pF range, it is necessary an equivalent resistance in the order of hun-
dreds of GΩ). For this reason, bipolar transistors compatible with CMOS process are used
[24]. This technique allows achieving resistances of several hundreds of GΩ. The discrete
time approach is rarely used but it presents several advantages with respect to continuous
time filters. In this case, cut-off frequency is set by the ratio of two capacitors. The ratio
of parameters of the same kind of device is more precise than the ratio of a transconduc-
tance and a capacitor (Gm-C filters) since it is affected by statistical fluctuations of the same
manufacturing process. Moreover, Switched Capacitor filters allow an effective use of silicon
area, making possible to realize low cut-off frequencies with small areas. A great advantage
is also given by the flexibility due to the dependence of the filter parameters on the clock
frequency. In [92] a six order bandpass filter is proposed. The architecture consists in three
fully differential biquad stages, in which the filter signal flow is based on ladder-type im-
plementation. Gusmeroli et al., in [64] use a first order switched capacitor high-pass cell,
changing the high-pass cut-off frequency in order to reduce the recovery time during stimu-
lation. Trough switching capacitor technique, it is sufficient to increase the clock frequency
to achieve a time recovery reduction. In the solution proposed in [203] the switching capac-
itor stages are preceded by a continuous time filter in order to avoid aliasing and to prevent
input corruption due to switching noise. Regarding the heavy incidence of flicker noise in
neural signal acquisition, some researchers [115, 157] have overcome this problem introduc-
ing a chopper stabilization technique. The working principle is to modulate input signal in
order to translate it into high frequency where the flicker noise effect becomes irrelevant.
The modulated signal is bandpass filtered and then demodulated in the baseband. Uranga
et al. in [188] propose a signal chain composed by a modulator followed by a pre-amplifier
stage and by a bandpass filter centred at chopping frequency. The pass-band removes the
undesirable spikes introduced in chopping process due to non-idealities of switches. A post
amplifier stage has been introduced after the bandpass, then a demodulator folds the signal
into base band and finally a low-pass filter isolates the neural signal from noise. Both band-
pass and low-pass continuous time filters have been designed using the Gm-C technique.
The advantage of this approach is that the noise can be reduced simply increasing the chop-
per frequency. On the other hand, this implies an increase of the amplifier cut-off frequency
that must be higher than the clock frequency, in order to avoid any harmonic distortion of
the modulated signal. Gosselin et al. [61] present a multi-channel structure composed by a
front-end stage and a mixed-signal compression module that uses an analog wavelet trans-
form process followed by an ADC. The front-end stage is present for each acquisition chan-
nel while the wavelet signal processing block is shared among all channels. The frontend
stage is based on Chopper Stabilization technique. After modulation, the signal is amplified
with a rail-to-rail CMOS amplifier and filtered with a second order Gm-C stage. The signal
is then demodulated into the baseband while the equivalent noise is added to the ampli-
fier input after that the modulation process has occurred. Thus, noise is subject only to one
modulation process (the same used for signal demodulation) that translates the noise out of
the band of interest. Another technique, called auto-zeroing, has been exploited in order to
reduce low-frequency noise and offset at the amplifier input. Between Chopper Stabilization
and auto-zeroing there is a clear distinction: while the first is a modulation technique, the
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latter is a sampling technique. The basic idea of auto-zeroing is to sample the offset volt-
age value and the noise and to hold them in a capacitor. Once that these values have been
stored, the input is put into the amplifier and the unwanted quantities can be subtracted
from the instantaneous input. With the offset voltage this process works well since offset is
constant, the problem is a bit more complex considering time-varying and random flicker
noise. The efficiency of auto-zeroing strongly depends on the correlation between the noise
sampled and held in the capacitor and the instantaneous noise value from which such sam-
ple is subtracted. It can be stated that this process reduces also the flicker noise because the
autocorrelation between two consecutive samples of flicker noise decreases slowly enough
to allow the cancellation when the subtraction occurs. Themain drawback of this approach
is the aliasing. Since this is a sampling technique, the aliasing noise is folded into the base
band [158]. Chan et al. [36] propose a neural amplifier based on auto-zeroing technique: the
design consists of three stages. The first one is a variable gain amplifier composed by two
differential pair, one for input recording and the other for offset-noise adjustment. The sec-
ond stage is a lowGm-C high-pass filter and the third is a low-pass Gm-C amplifier. From the
point of view of power consumption, auto-zeroing seems to give better performances than
chopper. The modulation implies a wider amplifier bandwidth and to this aim, it is neces-
sary to increase current and then power consumption. A summary on the main features of
the neural recording system presented in literature has been reported in Tables ?? and ??. It
should be clear that each system has his own characteristics, thus a mere comparison of the
parameters can be unfair. For this reason in the last column the number of channel to which
the parameters are referred has been reported.
Analog-to-digital conversion and spike sorting
Once the signal has been properly amplified and filtered, the last operation is digitalization.
At this regard, two main approaches have been proposed. The first consists in a traditional
digital conversion, where the neural signal morphology is held and transmitted to external
for processing and classification. The second approach consists in spike detection; in this
case the signal morphology is lost and the only information kept is about spike occurrences.
The A/D conversion is exploited in several works. In [204, 92, 153], an 8 bit successive-
approximation register (SAR) ADC has been used. This solution involves low power con-
sumption and small layout area. Watkins et al. in [197] make use of a 10bi t SAR ADC but,
since the signal is acquired from 100 different channels, it would be too onerous to convert
all signals. The proposed solution converts only one channel, while for the others there is
a spike detection block that recognizes if a spike has occurred or not. In this way there is a
considerable reduction in bandwidth requirement for the external communication link. Ho-
riuchi et al. [75] use the spike detection approach, but their circuit is more elaborate than a
simple comparator and it is able to discern between peaks and troughs of spikes and gives
also information about spikes amplitude. Another approach proposed is based on oversam-
pling converters. Due to the low frequencies of the neural signals in fact, largeOverSampling
Ratio (OSR) can be achieved, without using high sampling frequencies. In [215] a first order
delta sigma converter has been designed, reaching a 8 bit resolution with a 40 oversampling
ratio over a 6.25kHz frequency. A second order delta sigma modulator that exploits a new
superinverter amplifier has been proposed in [60] and allows to reach a 11bi t resolution
considering a 8kHz bandwidth.
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Ref. Tech. Band [Hz] Gain [dB] VDD [V] Area Power IRN NEF Ch.
[204] CMOS 0.5µ 5−7.2k 36 3 2.25mm2 99µW 9µV n.a. 64
[70] CMOS 1.5µ 25m−7.2k 39.5 ±2.5 0.16mm2 80µW 2.2µV 4 6
[198] CMOS 0.5µ 45−5.32k 40.8 2.8 0.16mm2 7.56µW 3.06µV 2.67 1
[91] CMOS 0.18µ 16−5.3k 40 1.8 2.7mm2 89µW 18.9µV n.a. 8
[218] CMOS 0.18µ 0.38−5.1k 55−61 1 28.2mm2 1.16mW 4.0µV 1.9 100
[146] CMOS 0.18µ 0.64−6k 54 1.5 4mm2 0.47mW 6.3µV 3.76 4
[148] CMOS 0.8µ 310−3.3k 80 ±2.5 12mm2 24mW 291nV n.a. 10
[71] BiCMOS 0.6µ n.a.−5k 60 3.3 25.38mm2 8mW 4.8µV n.a. 100
[112] CMOS 0.35µ 0.5−300 < 62 3.3 178mm2 75mW 1µV n.a. 64
[67] CMOS 0.18µ 0.25−10k 52−56 0.45 25mm2 94µW 3.2µV −3.8µV 1.76 100
[106] CMOS 0.18µ 0.5−6k 29−72 1.8 9.88mm2 1.45mW 3.2µV 3.08 52
[54] CMOS 0.13µ < 1−10k 56 1.2 25mm2 6.5mW 2.2µV 4.5 96
[92] CMOS 0.35µ 250−5k 80 3−4 4mm2 2.25mW 0.73µV /
p
Hz n.a. 1
[94] CMOS 1.5µ 300−6k 40−60 ±1.5 41.84mm2 1mW 1.95µV n.a. 1
[15] CMOS 0.35µ 10−10k 46−74 3.3 13.5mm2 6mW 13µV n.a. 256
Table 2.1: Main characteristics of neural recording system presented in literature
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Ref. Tech. Band [Hz] Gain [dB] VDD [V] Area Power IRN NEF Ch.
[75] CMOS 1.5µ 22−1.7k 42.5 1.5 81µm2 0.8µW 20.6µV n.a. 1
[115] CMOS 1.5µ 100−5k 38 5 1mm2 28mW 1.13nV /
p
Hz n.a. 1
[98] CMOS 0.5µ 73−2.18k 70 ±2.5 0.33mm2 180µW 2.76µV n.a. 1
[36] CMOS 0.18µ 200−2k 55 1.8 0.245mm2 26µW 4.24µV 14 1
[188] CMOS 0.7µ n.a.−3k 74 5 2.7mm2 1.3mW 0.453µV 5.3 1
[61] CMOS 0.18µ 100−6k 80 1.8 0.064mm2 20µW 30nV /
p
Hz n.a. 100
[141] CMOS 0.6µ 250−486 38.5 2.8 0.45mm2 4.5µW 2.46µV 7.6 1
[153] CMOS 0.7µ
106−5.1k
76−102 ±2.5 1.13mm2 4mW 0.35µV 3.6 1
119−5.1k
201−5.1k
352−5.1k
[24] CMOS 0.35µ 2−20k 64 ±1.65 8.96mm2 33mW 2.9µV n.a. 64
[64] CMOS 0.35µ 100−10k 20 ±1.65 5mm2 n.a. 10µV n.a. 1
[203] CMOS 0.5µ 530−5.3k 61−73 ±2.5 15.96mm2 n.a. 27.7nV /
p
Hz n.a. 17
[197] CMOS 0.5µ 1.1k−5k 60.1 3.3 27.3mm2 13.5mW 5.1µV n.a. 100
Table 2.2: Main characteristics of neural recording system presented in literature
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2.1.2 Patch clamp circuits for Ion channel current detection
As explained in Sec. 1.2.2, the generation of electrical signals in biological cells is possible
thanks to ions that move across the cell membrane. In many applications it is important to
record these currents in order to understand which electro-chemical processes are involved
in the signal generation and to have a direct measurement of the ion channels involved in
the reaction. Ion currents, in fact, play a key role in several physiological processes, in neu-
ral signal generation, as already discussed, but also in the maintenance of heartbeat and in
muscle contraction [216]. The signal is recorded bymeans of a pipette,depending on theway
the pipette is attached to the membrane. It is possible to record the electrical activity of the
whole cell or of a small patch of channels (even a single channel current can be measured)
[216, 66, 170]. The recording of a small cluster of channels is possible because the contact be-
tween the pipette and themembrane cell forms aGigaohm seal [216, 191], allowing to isolate
the electrical activity of a small area of the membrane. The patch clamp working principle
consists in fixing the external membrane potential to a control voltage and in recording the
current that flows across the membrane using proper electronic devices. These devices can
be implemented, as in a wide number of paper presented in literature [216, 170, 200], as the
cascade of an integrator and a differentiator (Fig. 2.2) or, as also proposed in this thesis, as
a current feedback delta sigma modulator (Fig. 2.3) [185, 19, 17, 60, 121, 176]. In Fig. 2.2, it
 
Figure 2.2: Patch Clamp circuit based on integrator-differentiator approach.
is also shown the equivalent electrical circuit for the membrane-seal connection and for the
electrode. Typical values for these equivalent components are given in Table 2.3. The cir-
cuits traditionally used to detect ion channel currents, are very similar to potentiostats used
to record redox current in electrochemical sensing devices [55, 14, 127]. In fact in both cases
the aim is to detect a current in a range from hundreds of f A to few µA. The control voltage
in the case of ion channel detection is used to set themembrane potential while in potentio-
stat it sets the redox voltage. The advantages of the delta sigma approach are that the current
is directly recorded as a digital pattern without need of differentiator, and the reset switch of
Fig. 2.2 can be avoided considering that the current, at the input node, is supplied or sank
according to the feedback bit, avoiding the amplifier saturation.
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Cm 300 f F
Cel 500 f F
Rm 20GΩ−40GΩ
Rel 10MΩ−140MΩ
Table 2.3: Equivalent electrical parameters for membrane and electrode
 
Figure 2.3: Patch Clamp circuit based on a sigma-delta approach.
2.2 Design specifications
As widely discussed in the first chapter, neural spikes are characterized by low amplitudes,
that can vary in a range from fewmicrovolts to hundreds ofmicrovolts, and they are drowned
in a noisy environment due to EMG interferences. The recording module should then pro-
vide a gain and a resolution capable to describe a microvolt level signal and should be able
to filter the unwanted components. A first amplification-filtering stage is thusmandatory to
amplify theweak signal for a proper ADC conversion and to eliminate the EMG interferences.
The definition of the system specifications have been driven on side by the neural signal
electrical features (such as frequency and amplitude) and on the other by consideringworks
found in literature. In particular, among the consulted published papers, we considered the
work presented in [105] in which a first prototype of the bidirectional neural interface was
presented. It is a COTS based solution characterized by a first amplification/filtering stage
with a programmable gain from 40dB to 54dB and passband from 800Hz to 3kHz, followed
by an ADC with 16bi t of resolution. The system had been in-vivo tested highlighting some
problems and possible improvements that have been taken into account in this work. In
particular, the problems with the filter ringing described in [105], have driven us toward an
implementation characterized by a lower selective filter in the analog domain. This fact im-
plies a worse rejection of the EMG noise, the huge interferences will be however completely
eliminated after the digital conversion, by filtering the signal in the digital domain. In this
implementation we propose, in fact, to keep the analog part as simple as possible and to
move all the complexity on the digital domain. It is then necessary to decrease the gain of
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the analog filter in order to avoid the amplifier saturation; reasonable values for the gain are
in a range from a minimum of 46dB to a maximum of 66dB . The converter resolution re-
quirements have also been changed, a 10bi t ADC , with a Vre f = 1V is enough to obtain an
LSB = 1.95mV which considering the maximum filter gain of 2000V /V results in a 977nV
resolution referred to the input, which is lower than the noise floor of about 2µV . Moreover,
the filter bandwidth has been widen in order to investigate whether there is or not neural
content even at frequencies higher than 3kHz. The specifications for recording module of
the IC design are summarized in Table 2.4.
Fixed Gain 46dB
Variable Gain 20dB
HPF order 1th
HPF frequency 800 Hz
LPF order 1th
LPF frequency 8kHz
ADC resolution 10bi t
IRN < 2µV
Table 2.4: Recording module specifications
2.3 System architecture
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Figure 2.4: Block diagram of the recording system.
The block diagram in Fig. 2.4 shows the system architecture which is composed by two
main blocks: the analog front-end and the digital processing unit. The front-end module
implements basic signal conditioning on the incoming neural signal and includes also a low
voltagemodule to send current pulses on the feedback path in case of low impedance at the
electrode/tissue interface. The signal is, thus, filtered and amplified by the pre-filtering/pre-
amplifier block as close as possible to the recording site. In this way, the noise due to long
cables and connection paths can be avoided. The conditioned signal is then converted into
a 1bi t digital stream by the delta-sigma modulator and sent to the digital module for deci-
mation and further processing. One of such signal’s streams is needed for each input chan-
nel if the device is connected to a multichannel electrode. The digital module is hosted on
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an external board; it implements the decimation block of the sigma-delta converter alto-
gether with the highly selective bandpass filter. The digitalmodule is also responsible for the
generation of digital programmable stimulation waveforms and for the management of the
communication between the artificial limb and the electrodes. The digital unit will be im-
plemented on programmable logic (FPGA), hosted on the robotic limb. A further advantage
of such approach, is the possibility of changing the selectivity of the filter on the fly by ad-
justing the digital parameters. Considering the stimulation direction, digitally programmed
current pulses will be created by the FPGA and sent to the Current DAC in the analog board
to generate current patterns to be injected into the electrode.
The work presented in this chapter is a part of the whole architecture design and concerns
only the development of the analog front-end with eight independent channels contain-
ing the band pass filter, the delta sigma modulator and the low-voltage stimulator. More-
over an input multiplexer allows to choose which of the sixteen input signals connect to the
eight channels. The recording module design has been carried out on two different levels:
a behavioural model developed in Simulink and a circuital design in cadence environment.
The first model, developed by my colleague, Caterina Carboni, during her PhD thesis work
named "Electronic bidirectional interfaces to the peripheral nervous system for prosthetic ap-
plications", is needed to provide a first rapid check on the system behaviour and to translate
the specification of the whole system in the requirement that each single block must have,
while for the physical realization of the device the transistor level simulation is mandatory.
All the amplification chain has been designed using a fully differential topology, this ap-
proach in fact is the more suitable in a low noise design because helps in reducing the effect
of the commonmode noise sources in the circuit. Filter andmodulator have been designed
using a discrete time approach with switched capacitor circuits, this choice allows to reach
a better precision in the filter cut off frequency realization compared to the continuous time
approach.
2.4 Transistor level circuitry design
The transistor level circuit was designed in a 0.35µm CMOS process from AMS (Austriami-
crosystems) with double-poly capacitors, 3.3V power supply and 4metal layers. Area, power
and noise constraints are particularly compelling since the chip must be integrated with the
electrode and implanted in the patient stump, our main aim is then to find a good compro-
mise among these requirements.
2.4.1 Bandpass Filter design
Fig. 2.5 shows the pre-amplifier/pre-filtering block that was implemented with a first order
switched capacitor (SC) filter. The bandpass filter was realized cascading a high-pass filter
with a low-pass filter; the high-pass is used as first stage in order to start rejecting the EMG
interferences as close as possible to the electrode, before any amplification.
The filter specifications required a bandwidthbetween 800Hz and 8kHz and aminimum
gain of 200V /V . These parameters can be achieved choosing proper values for Capacitances
and clock frequency according to the expressions of Table 2.5.
The gain value has been determined in order to maximize the amplification at neural
frequencies avoiding the risk of amplifier saturation due to the high amplitude of EMG in-
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Figure 2.5: Band-Pass filter.
terferences. According to what reported in literature in fact, the EMG amplitude can reach,
at 100Hz up to 50mV [149], since the maximum signal swing allowed is 2V (due to sigma
delta reference voltage), the maximum acceptable gain at 100Hz is 100V /V , resulting in a
200V /V gain in the neural bandwidth.
HPF LPF
Gain C1C3
C1
C2
cut off freq.
fsC3
2piC2
fsC3
2piC2
Table 2.5: Equations for filter gain and cut off frequency.
C Value [pF]
C1hp1,2 70
C2hp1,2 17
C3hp1,2 0.06
C Value [pF]
C1lp1,2 3.3
C2lp1,2 2.7
C3lp1,2 0.05
Table 2.6: Filter Capacitance values.
In Table 2.6 the capacitance values used in theminimumgain configuration are summa-
rized. Since the reported value for theEMG interference is assessed inworst case conditions,
a higher gain can be useful in order to increase further the neural signal level and to achieve
a better resolution in normal case conditions. Hence, a programmable gain has been in-
troduced, it is possible to modify the gain with 256 different levels reaching a maximum of
66dB . For this purpose a switch network connects a rank of capacitors to the main compo-
nentsC1hp andC1lp , 8bi t are used to configure this network, 2 bits for theHPF, bringing the
maximumC1hp value to 140pF and 6 bits for the LPF are used to increase the C1lp capaci-
tance value up to 34.8pF . In Fig. 2.6 the part of schematic regarding the filter programmabil-
ity is reported,C1hp andC1lp values are respectively 70pF and 3.3pF (as indicated in Tables
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2.6)whileCvarhp = 37pF andCvarlp = 500 f F . All reported values have been realized using
multiples of the minimum capacitance used in the stage (i.e. 60 f F for the HPF and 50 f F
for the LPF )
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Figure 2.6: Circuitry design of flter programmability.
A simple cascade symmetrical OTA (Fig. 2.7) was chosen for the operational amplifier
implementation and it was carefully dimensioned in order to minimize the input referred
noise. Flicker noise is one of the major concerns, given the low frequencies of the neural
signal, thus a p-type differential pair with large area was adopted tominimize this contribute
[145]. Thermal noise was addressed using a large gm for the differential pair and reducing
the gm of the output branch transistor [70] according to the formula 2.3.
vn,th =
16kT
3gm1
(
1+ gm6
gm1
+ gm8
gm1
)
(2.3)
where k is the Boltzmann constant, T the absolute temperature and gmx the transconduc-
tance of transistor x. In Table 2.7 all sizes are reported, all transistors were biased with a
12.5µA current using the lower gain configuration, when the gain rises also the current can
be increased proportionally in order to meet the GBW requirements. A passive SC com-
monmode feedback block was used for power saving (Fig. 2.8), 4pF capacitance have been
chosen in order to have a refresh time sufficiently long, this value also helps to have better
performances in terms of stability.
2.4.2 Modulator circuitry design
The modulator was implemented with a SC circuit. The main components are the discrete
time integrators shown in Fig. 2.9 (first stage) and Fig. 2.10 (second and third stages). It can
be observed that all the feedback paths have been realized driving a switch with the quan-
tizer output and connecting the corresponding capacitor to the reference voltages Vre f − =
Vdd/2−1 and Vre f + = Vdd/2+1. Since the a and b coefficients are equals, in the first stage
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Figure 2.7: Symmetrical OTA
W
L
[µmµm ]
M1,2
400
2
M3,4,5,6
4
8
W
L
[µmµm ]
M7,8
64
21
M9
128
21
Table 2.7: Dimensions of the OTA used in the filter.
 Figure 2.8: CommonMode Feedback schematic.
the same capacitor was shared for the two paths while in the second and third stage two
different capacitors were used in order to implement coefficients a and c.
In Table 2.8 all the values used for the capacitors are reported. A simple symmetrical OTA
was used to realize the operational amplifier (the same topology reported in Fig. 2.7 for the
filter OTA has been used), it has been sized in order to meet the specifications determined
with the behavioural simulation (in terms of DC gain, GBW, dynamic range and slew rate)
the transistor sizes are reported in Table 2.9. The single bit quantizer has been designedwith
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Figure 2.9: Sigma-deltamodulator: first integrator schematic.
 Figure 2.10: Sigma-deltamodulator: second and third integrator schematic.
the track and latch circuit shown in Fig. 2.11.
C Value [pF]
Cab,1st 0.4
C f ,1st 8
Ca,2st 2.4
Cc,2st 8
C Value [pF]
C f ,2st 8
Ca,3st 6.4
Cc,3st 8
C f ,3st 8
Table 2.8: Sigma-Delta modulator: capacitance values.
In Fig. 2.12 a global view of the modulator schematic with the cascade of the three inte-
grators is depicted.
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W
L
[
µm
µm
]
M1,2
107
11
M3,4
1
1
W
L
[µmµm ]
M5,6
10
1
M7,8
15
5
Table 2.9: Dimensions of the OTA used in the modulator.
 
Figure 2.11: 1-bit quantizer circuital implementation.
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Figure 2.12: Sigma Delta Modulator: circuital schematic.
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2.4.3 Low-voltage stimulator
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Figure 2.13: Stimulator: circuital schematic.
The low voltage stimulator, depicted in Fig. 2.13, has been implementedas a 5bi t current
DAC. Themost significant bit (bit 4) is used to chose between positive and negative current,
while the other 4 bit define the current amplitude. The positive part of the stimulator (made
up of the PMOS transistors controlled by Stim_DAC_P<0 : 3>bit ) sources the current to the
electrode, while the negative part (NMOS transistors driven by Stim_ DAC_ N< 0 : 3>) sinks
the current from the electrode making possible the negative current flow. The transistors
size is collected in Table 2.10, in particular, since in PMOS the carrier mobility is lower than
in NMOS, PMOSs are three times bigger.
W
L
[
µm
µm
]
M1
60
1
M2
60
0.35
M3
20
0.35
M4
20
1
Table 2.10: Stimulator: transistors size.
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2.4.4 Digital interface
The digital interface integrated in the chip is characterized by a bank of eight registers, each
one of 16 bit. Seven registers encode the information concerning the chip configuration
such as the gain value of the band-pass pre-filter, the input test set-up bypassing one of the
various stages involved in the recording path, the stimulation current values, the electrodes
selection. They can be either read or written. The last one is a read-only register used to
store the eight 1bi t generated by the Σ∆modulators which must be applied in input to the
multi-channel sigma-delta decimator. The communication between the custom designed
IC and its hardware controller, presented in Section 2.6.1, is based on a custom SPI (Serial
Peripheral Interface) link with four communication lines:
• Serial Clock (SCK): It is a synchronization clock generated by the external digital con-
troller;
• Master Output Slave Input (MOSI): A data line from the master (external digital con-
troller) to the slave (custom designed IC);
• Master Input Slave Output (MISO): A data line from the slave to the master;
• not Chip Select (nCS): This signal enables (active low) the communication between
themaster and the selected (usually more slave devices can be connected to the same
SPI bus) salve.
The communication protocol consists of 20bi t transactions as shown in Fig. ?? which in-
volves that each communication pattern between the external digital part and the custom
IC is performed with a frequency of 2MHz. In detail, the first bit indicates whether the op-
eration is intended to read or to write one of the chip registers, the next three bits are used
to specify the address of which register is involved in the operation and the last 16 bits are
the data which have to be read or written on the register. Using this protocol it is possible to
perform different tasks on the chip:
• Reset of the internal registers to their default values;
• Writing one of the 7 chip registers for the configuration of the analog front-end;
• Reading one of the 8 chip registers;
• Streaming during which the bits generated by the eight Σ∆ modulators are continu-
ously read at the frequency of 2MHz and sent to the digital decimator;
• Stimulation duringwhich trains of biphasic pulses are generated as stimulationwave-
forms.
As specified before, write operations on the internal registers allow the user to reconfigure at
runtime the following functionalities of the designed IC:
• The gain of the various processing sub-stages of the analog front-end (high-pass and
low-pass pre-filtering) for all the eight channels;
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• To give the test signal in input to one of the various stages in order to evaluate the fre-
quency response of each of them or considering as input that coming from the neural
electrodes for in-vivo experimental tests;
• To bypass or not the stage of bandpass pre-filtering;
• To set the value of the stimulation currents for each channel;
• To define which of the intermediate outputs of the processing flow connect to the test
pins in order to verify the behaviour with an oscilloscope.
The custom IC digital interface was modelled and verified using Verilog Hardware Descrip-
tion Language (HDL). The system descriptionwas firstmade at Register Transfer Level (RTL)
in terms of registers (flip-flops or latches) and later converted into a gate level description
using the Encounter automatic synthesis tool by Cadence. Finally, the synthesized circuit
was directly imported in Virtuoso Schematic Editor in which the logic ports were mapped
on the digital ports from the Standard Cell library of the selected technology process.
2.5 Chip Layout
The complete transistor level schematic described in Section 2.4 was developed by contin-
uously switching between circuitry implementation and simulation phases. The specifica-
tions, collected in Table 2.11, are the transistor level simulation results of the achieved sys-
tem.
Recordingmodule characteristics
Total Gain 46−66dB
Bandwidth 800Hz−8kHz
IRN 1.67µVrms
Power (1 ch.) 2.5−3.4mW
Area (1 ch.) 0.8mm2
Table 2.11: IC recording module: main parameters summary after transistor level simula-
tion.
Once the project constrains given in Section 2.2 had been met, the next and last step
toward the IC fabrication was to draw the IC layout. It is the physical representation of
the IC in terms of planar geometric shapes which correspond to the patterns of metal, ox-
ide, or semiconductor layers that make up the components of the integrated circuit. The
ICs are developed on a semiconductor substrate, normally silicon (Si), with additional lay-
ers on top to create all necessary structures that composed each single component of the
circuit. The currently most diffused technology process to produce the ICs is the Comple-
mentaryMetal-Oxide-Semiconductor (CMOS) which name is due to the fact that the typical
design style uses complementary and symmetrical pairs of p-type and n-type Metal-Oxide-
Semiconductor Field-Effect Transistors (MOSFETs) for logic functions. Two important char-
acteristics of CMOS devices are high noise immunity and low static power consumption.
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Since one transistor of the pair is always off, the series combination draws significant power
only momentarily during switching between on and off states. Consequently, CMOS de-
vices do not produce as much waste heat as other forms of logic, for example the Transistor-
Transistor Logic (TTL) or NMOS logic, which normally have some standing current even
when not changing state. CMOS also allows a high density of logic functions on a chip. Sev-
eral CMOS technology processes are available, they differ in different factors such as the
minimumMOS channel size, the substrate type, the maximum supported voltages and the
number and type of the additional layers. Depending on these factors is also the variety of
electronic components that can be realized on a certain technology, the most common are
MOSFETs, resistors, capacitors and the Bipolar Junction Transistors (BJTs). The technology
process used to make our device is the 0.35µmCMOSC35B4 process from Austria-Micro-
System (AMS), characterized by a minimum transistor channel length of 0.35µm, a Si sub-
strate of type p, 4-metal layers and a maximum operating voltage of 5.5V (further details on
the selected technology process are in [180]).
The layout development of an analog circuit requires special care and has slight different
specifications with respect to those of digital layout. In the digital domain, the main con-
strains are the area minimization and the minimization of parasitic capacitors in order to
increase the working frequency. These two goals are obviously pursued in the analog circuit
design too but in this case an additional constrain, that usually is in contrast with the others,
is the maximization of the precision of all components and process parameters. This is not
fundamental in digital circuits since the logic thresholds used by the logic ports to interpret
and reconstruct the elaborated signals make negligible possible dissimilarities in the circuit
parameters. On the contrary, the analog circuits strongly depend on the process parameters
such as the oxide thickness, theMOSFET threshold voltage and the carriers mobility, and on
the components geometrical dimensions, for example, the length (L) and width (W) of the
MOSFETs’ channel. There are two types of precision: the absolute and the relative precision.
For what concern the absolute precision, the microelectronic design is characterized by er-
rors in the order of 30%whereas it is possible to get quite high relative precisionwith errors in
the range from 1% to 0.1%. For this reason is usually better not to let the circuit performance
depending on the absolute values of the component parameters, but to design the system
on the base of relative values such as the resistances or the MOSFET aspect-ratios or the
capacitances ratio. Nevertheless, precision errors are always unavoidable due to the statisti-
cal fluctuations of the process parameters and due to the dissimilarities between the layout
drawing and the effective component geometrical dimensions after the ICmanufacture. For
example, a huge difference is observed between the effective values of the parameters of two
devices ideally designed with same parameters but placed on different sides of the wafer, in
the same run and also in different runs. Moreover, depending on the nature of the phenom-
ena that originates the error, the uncorrelated statistical fluctuations of a process parameter
can be related to the device area, to its boundary or to both of them. Generally, the parame-
ter variance is decreased by increasing the area and the boundary of the device since in this
way the fluctuations are averaged on a larger surface. Therefore, as previously announced,
in the analog circuit design the area minimization is not the best criteria to fix the device
dimensions, as it is in the digital design.
However, by carefully drawing the layout it is possible to match the parameters of two de-
vices placed in the same area of the substrate. Even though there is not the "best way" to
draw a layout, some design rules, based on the specific technology process and on practical
considerations, exist and can be followed to reach a goodmatching between similar compo-
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nents. Themost common are:
• Same shape and dimension: two matched devices with the same parameters should
have the same shape and dimension (not minimum), whereas, in the case in which
their parameters ratio is K , it is better to draw the devices as a multiple (with parallel
or series connections) of a common unit device.
• Minimumdistance: in order to reduce the process statistical fluctuations between one
component and the other, the matched devices should be placed on the substrate as
close as possible one to each other.
• Symmetrical structure: tomaximize thematching between the devices, it is preferable
to create structures that are asmatch symmetrical as possible. In particular, it is useful
to compensate a process parameter fluctuation when it has a constant gradient in a
specific direction. Possible solutions are the common centroid and the interdigitated
structures.
• Same orientation: to avoid problems related to non-isotropic manufacturing steps
and to reduce the silicon induced stress, it is better to have the current flowing in the
same direction in matched components.
• Same surrounding: matched devices should have the same surrounding and, for this
reason, some dummy components, typically connected to the circuit ground, can be
placed next to the peripheral devices.
• Same temperature: in presence of on-chip high power dissipation components the
matched devices should stay at the same distance from the heat source so that their
parameters undergo the same temperature influence.
In addition to the "good-layout" design rules, many other drawing constraints are given
by the manufacturer. Differently from the previous ones, these rules are due to the tech-
nology process capabilities and, therefore, must be respected otherwise the layout will be
rejected by the manufacturer. For example, there are restrictions on the geometrical shapes
(maximum and minimum area or aspect-ratio) on the minimum density of a certain metal
layer and on the interconnection line minimum spacing. However, the respect of all pre-
sented rules does not guarantee a high performance chip, leaving a huge space to the de-
signer experience. In fact, depending on how the elements are placed and interconnected,
different parasitic components such as transistors, capacitors and diodes may be added to
the designed circuit with possible consequent small or huge changes in the IC parameters.
Sometime, the parasitics are unavoidable and, in case of a circuit performance decease, they
cause the needs of changes on the device parameters or, even worst, on the circuit architec-
ture. For these reasons, the analog layout design is a quite critical step in the project of an
integrated circuit requiring the designer special care and experience.
Fortunately,modern IC layout is donewith the aid of IC layout editor software, including
place and route tools or schematic driven layout tools. In case of digital layout, since digital
circuits mainly contain standard cells, the layout drawing is totally computerised and in few
steps is possible to automatically generate the entire IC layoutwith highperformance results.
On the contrary, for the discussed reasons, the analog layout is not completely automatised
and even though the layout of the single components (MOSFET, resistors and capacitors) can
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be automatically generated, it does not often satisfy the precision constraints requiring sev-
eral "by-hand" adjustments. Nevertheless, some support tools are available and the drawn
layout must pass a series of checks in an automatic process known as physical verification.
Themost common checks in this verification process are:
• DesignRule Checking (DRC): Themain objective of DRC is not to validate that the de-
signwill operate correctly, but to verify that the structuremeets theprocess constraints
for a given design type and process technology. In fact, DRC software usually takes as
input a layout and a list of rules specific to the semiconductor process chosen for fabri-
cation. From these it produces a report of design rule violations that the designer may
or may not choose to correct. Carefully "stretching" or waiving certain design rules is
often used to increase performance and component density at the expense of yield.
The DRC software used in this thesis is Assura by Cadence Design System.
• LayoutVersus Schematic (LVS): The LVS checking tool recognizes the drawn shapes of
the layout that represent the electrical components of the circuit,aswell as the connec-
tions between them. This netlist is compared by the "LVS" software against a similar
schematic or circuit diagram’s netlist. LVS Checking involves following three steps:
1. Extraction: The software program takes a database file containing all the layers
drawn to represent the circuit during layout. It then runs the database through
many area based logic operations to determine the semiconductor components
represented in the drawing by their layers of construction. Area based logical
operations use polygon areas as inputs and generate output polygon areas from
these operations. These operations are used to define the device recognition lay-
ers, the terminals of these devices, the wiring conductors and via structures, and
the locations of pins (also known as hierarchical connection points).
2. Reduction: During reduction the software combines the extracted components
into series and parallel combinations if possible and generates a netlist represen-
tation of the layout database. A similar reduction is performed on the "source"
Schematic netlist.
3. Comparison: The extracted layout netlist is then compared to the netlist taken
from the circuit schematic. If the two netlists match, then the circuit passes the
LVS check. At this point it is said to be "LVS clean."
In most cases the layout will not pass LVS the first time requiring the layout engineer
to examine the LVS software’s reports andmake changes to the layout. Common errors
are shorted and unconnected wires, component mismatches, missing components
and parametermismatch.
• Parasitic extraction: It is the calculation of the parasitic effects in both the designed
devices and the required wiring interconnects of an electronic circuit: detailed device
parameters, parasitic capacitances, parasitic resistances and parasitic inductances,
commonly called parasitics.
• Antenna rule checking: The antenna basically is a metal interconnect, i.e., a conduc-
tor like polysilicon or metal, that is not electrically connected to silicon or grounded,
during the processing steps of the wafer. During the manufacturing process charge
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accumulation can occur on the antenna during certain fabrication steps like Plasma
etching, which uses highly ionizedmatter to etch. If the connection to silicon does not
exist, charges may build up on the interconnect to the point at which rapid discharge
does take place and permanent physical damage results to thin transistor gate oxide.
This rapid and destructive phenomenon is known as the antenna effect. Antenna er-
rors can be cured by adding a small antenna diode to safely discharge the node or
splitting the antenna by routing up to another metal layer and then down again. The
Antenna ratio is defined as the ratio between the physical area of the conductors mak-
ing up the antenna to the total gate oxide area to which the antenna is electrically con-
nected.
• Electrical Rule Checking (ERC): It involves checking a design for all electrical con-
nections that are considered dangerous. This might include checking for well and
substrate areas for proper contacts and spacings thereby ensuring correct power and
ground connections, unconnected inputs or shorted outputs and gates connected di-
rectly to supplies. ERC checks are based upon assumptions about the normal operat-
ing conditions of the ASIC, so they may give many false warning on ASICs with multi-
ple or negative supplies. They can also check for structures susceptible to electrostatic
discharge damages.
When all verification is complete, the data is translated into an industry standard format,
typically GDSII, and sent to a semiconductor foundry. The process of sending this data to
the foundry is called tapeout due to the fact the data used to be shipped out on a magnetic
tape. The foundry converts the data into another format and uses it to generate the pho-
tomasks used in a photolithographic process of semiconductor device fabrication. In case
of huge and complex circuits is better to split the whole system in small blocks and to draw
the layout of each singlemodule separately. In this way, the verification procedure is quicker
and it is easier to check and correct the possible resulting errors. However, a preliminary
mapping of the overall system, also referred as IC floor-plan or outline, is required in or-
der to define shape and position of the different blocks. This is an essential step to make
the system as compact as possible and to arrange the blocks in a way that simplifies their
interconnection and minimizes possible interferences among the parts. For example, un-
less it is unavoidable, mixing analog with digital layout is not recommended since the noise
produced by the continuous switching of digital circuits can affect the analog circuit perfor-
mance. Moreover, analog and digital circuits should have separate voltage supply lines and
should be surrounded by proper rings shorted to ground to better insulate the two parts. In
case of very complex IC, it is, of course, possible to iterate the splitting process and build up
amulti-level hierarchical structure. This is the case of the designed IC that has been divided
in the following top level blocks: the IC pads , the current and voltage reference generator
(BIAS), the digital interface and the eight channels; each channel includes three second level
modules: the bandpass filter (BPF), theΣ∆modulator and the low voltage stimulator. Finally
the bandpass filter has been further divided in two blocks: the high-pass filter (HPF) and the
low-pass filter (LPF). The whole multi level floorplan is depicted in Fig. 2.14.
The layout of all modules was manually drawn with the tool Virtuoso Layout Editor by
Cadence with the exception of the IC pads, whose layout already exist in the technology
process libraries, and the digital interface whose layout was automatically generated with
the Encounter Digital Implementation (EDI) tool by Cadence. Starting with the lower level
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Figure 2.14: Complete outline of the designed recording chip.
blocks, the LPF layout, depicted in Fig. 2.15, was the first to be drawn. Since it has a fully
differential structure, as depicted in Fig. 2.5, a high matching is required between the ca-
pacitors of the two symmetrical signal elaboration branches. In particular, the pairs C1lp1-
C1lp2, C2lp1-C2lp2, C3lp1-C3lp2 from Fig. 2.5 and the gain programmability capacitor pairs
from Fig. 2.6 have to match. For this reason, by joining the matching techniques previously
presented, the capacitors were implemented as a parallel of several unit capacitors posi-
tioned by following the outline depicted in Fig. 2.18. Moreover, a ring of dummieswas placed
around the whole structure so that the peripheral capacitors have the same surrounding of
the inner ones.
Figure 2.15: Low-pass filter layout.
Figure 2.16: The layout of the input dif-
ferential pair, M1 (pink) and M2 (red),
of the LPF OTA (Fig. 2.7), each transis-
tor was implemented as parallel of 32
interdigitated transistors.
The component matching rules were applied also for drawing the layout of the LPF OTA
amplifier. Thematched NMOSs and PMOSs were implemented as a multiple of unit transis-
tors positionedwith the sameorientation and connected following the interdigitated schema.
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Figure 2.17: The HPF layout where the white box encloses the programmable capacitors and
the green one contains the OTA.
Figure 2.18: The outline of the LPF capacitors for reaching a goodmatching level.
For example, thematched structure of the input differential pairM1−M2 of Fig. 2.7 is shown
in Fig. 2.16: M1 and M2 with a W /L = 400/2 were designed as parallel of 32 PMOSs with
a W /L = 12.5/2. The layout of all remaining modules was designed following the same
methodology. Fig. 2.17 depicts the HPF layout in which the white box encloses the pro-
grammable capacitors and the green one contains the OTA. Then, the HPF and the LPF were
cascade connected to form the BPF depicted in Fig. 2.19. In order to complete the single
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channel, the Σ∆ modulator (Fig. 2.20) and the low-voltage stimulator (Fig. 2.21) layouts
were designed and connected to the BPF as depicted in Fig. 2.22. Finally, by eight times
copying the single channel layout and connecting it to the PADs, the digital interface and the
polarizationmodule (Fig. 2.23), the overall IC layout depicted in Fig. 2.24 was obtained. The
resulting silicon die (Fig. 2.25), with a square shape and a total area of 16.81mm2, has 34 pins
that, from the top, have the following functions:
• VDDA, GNDA: analog power supply (3.3V ).
• OutTestP,OutTestN: a network of switches was implemented in the IC to send to these
twopads the output signals of a specificmodule of the recording channel. In particular
it is possible to get the output of the following blocks: HPF, LPF, BPF and the first, the
second and the third stage of the Σ∆ modulator. This is useful for testing purpose to
better characterized each single block.
• From elA0 to elA7 and from elB0 to elB7: these are the 16 input signals from the two
electrodes, A and B.
• GroundA, groundB: they are the ground references of the two electrodes,usually placed
inside the nerve, with respect to which is possible to recorded the input signals.
• GroundExt: this pad allows to record the input signals with respect to an external ref-
erence, for example placed on the patient body and outside the nerve.
• InTestP, InTestN: they allowed to provide some known input signals for testing pur-
pose.
• Vref, VrefP, VrefN: they are the voltage references required by some ICmodules.
• gnd, vdd: digital voltage supply (3.3V ).
• nCS, MISO, MOSI, SCK: these are the four pads of the SPI communication port.
The silicon die was placed into a 84 pins package as depicted in Fig. 2.26.
Figure 2.19: BPF layout as a cascade of the HPF and LPF.
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Figure 2.20: Σ∆modulator layout.
Figure 2.21: Low-voltage stimulator layout.
Figure 2.22: A signle channel layout including the BPF (white box), the Σ∆modulator (green
box) and the low-volatge stimulator (pink box).
Figure 2.23: Layout of the voltage and current refernce generator.
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Figure 2.24: Complete layout of the designed 8-channels neural recording interfacewith low-
voltage stimulator.
Figure 2.25: Designed silicon die. Figure 2.26: Designed IC into a 84 pins
standard package.
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2.6 Experimental results
In this Section, after a short presentation of the experimental set-up, the results of the IC ex-
perimental tests are shown: first the results obtained by means of laboratorymeasurements
are discussed, then those achieved with the in-vivo tests.
2.6.1 Experimental setup
The developed IC is not a stand alone device and requires an additional frame to be hosted,
configured and tested. Moreover, a digital system controller to manage the communication
between the IC hosting frame and a PC is necessary. As a consequence, the Control System,
depicted in Fig. 2.27, was developed. It is divided into two main parts: a custom designed
Printed Circuit Board (PCB) and a digital system controller. Both parts are discussed in this
Section even though only few details are given on the digital system since it was developed
in collaboration with another PhD student, named Nicola Carta.
Figure 2.27: Architecture of the experimental setup.
The left part of the Control System contains the functional blocks that must be imple-
mented in the PCB. The system core is the custom designed IC and its power supply is pro-
vided by two voltage regulators in order to separate the digital from the analog power supply.
The Vref generation DAC block provides the voltage references needed for the chip proper
working. The IC input signals can come from the neural electrodes or from a test module.
The latter is made up of two blocks: the DACs for the sinusoidal signal generation, and an
attenuator that reduces the sine amplitude in the microvolt range in order to make it more
similar to the typical neural signals. An ADC has also been introduced in order to evaluate
the intermediate output stages of the chip (HPF, LPF, 1st, 2nd and 3rd modulator integra-
tor output as explained in Section 2.4). The right part shows the digital system controller,
implemented on a prototyping board (Xilinx Spartan-3E 1600E) whose main tasks are the
implementation of the digital decimator band pass filter for the Σ∆ converter, the control
of the peripherals hosted in the PCB, and the communication management with the PC by
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means of an Ethernet link. The on-boardMicroBlaze processor has been used and, for each
device hosted in the PCB, a custom controller has been developed. It is also possible to use
a DDR memory available in the Xilinx Spartan-3E 1600 in order to store temporary the data
before being transmitted to the PC via Ethernet. Fig. 2.28 shows a picture of the two boards.
Figure 2.28: The control system.
Custom designed PCB
The board has been designed using the software Cadence-Orcad Capture for the schematic
(Fig. 2.29) and PCB Editor for the layout (Fig. 2.30). Special care has been put on the layout,
trying tominimizing the connections and keeping as symmetrical as possible the tracks car-
rying themost critical analog paths. Twodifferent power supplywere provided for the analog
and the digital parts, in order to isolate the weak analog signals coming from the electrodes
from the noise derived from the digital electrical grid. Wide ground planes have also been
used as well as large tracks for ground and power supply paths.
As shown in Fig. 2.31, the board contains:
• A: A 84 pin socket hosting the custom designed chip.
• B: The electrode connectors.
• C: A 3.3V voltage regulator (max1792) for the analog power supply generation, (the
digital one is generated in the Spartan-3E 1600E board).
• D: A DAC (LTC2604) for the reference voltage generation, three reference voltage are
needed to provide the necessary voltages to the chip: 1.65V (Vref), 0.65V (VrefN) and
2.65V (VrefP). The last two are needed for the proper working of the sigma delta mod-
ulator.
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Figure 2.29: PCB schematic inOrCAD-Capture environment.
Figure 2.30: PCB layout inOrCAD-PCB Editor environment.
• E: Two 16 bit DACs (LTC2641) for the test signal generation. Two different DACs are
necessary in order to generate a fully differential input signal.
• F: An attenuator implemented using a fully differential operational amplifier (LT1994)
and a resistance network.
• G: A 16 bit ADC (ADS5560) has been inserted in order to verify the correct behaviour of
themiddle stages of the analog front-end of the chip.
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• H: A 100 pinHirose connector for the communication with the Spartan-3E 1600E.
• I: A further connectionwith a smaller board hosting only the electrode connectors and
the chip. This feature will be particularly useful during in vivo tests and will allow to
collocate the chip near to the implanted electrodes keeping the FPGA-board far away
from the animal.
• J: A switch network used to send the DAC or the attenuator output to the test input
pins of the chip (ADG636).
Figure 2.31: PCBmodules.
Digital system controller
The Digital System Controller (DSC) has been implemented on a Field Programmable Gate
Array (FPGA), in particular on a Digilent Spartan 3E 1600 Development Board. Main task of
the system is to implement the digital part of theΣ∆which removes by bandpass filtering the
EMG noise at low frequencies and the quantization noise at high frequencies. At the same
time, it must preserve the signal from aliasing effects before a subsequent downsampling
at the Nyquist frequency. To evaluate the performances of the data acquisition system, it
is necessary to create a test environment on FPGA characterized by a MicroBlaze processor
used as microcontroller. In particular, theMicroBlaze is linked by PLB (Processor Local Bus)
to the hardware interfaces that communicates using SPI (Serial Peripheral Protocol) with the
components placed in the custom PCB, as we can notice in the Fig. 2.27, in order to:
• Apply the digital multi-channel bandpass filtering (IIR Butterworth 12th order BPF)
between 800Hz and 8kHz, using a defined fixed point quantization to represent the
internal signals; at downstream it is necessary a downsampling stage to bring back the
sampled signal at the Nyquist frequency;
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• Set the value of the internal registers of the chip which permit to select among the
different available configurations (electrode signal or test input selection, gain value,
output signal selection, etc);
• Generate stimulation patterns as biphasic pulse trains with user-programmable am-
plitude, duration or frequency;
• Evaluate one of the intermediate outputs of the recording system acquired by the high
resolution ADC (TI-ADS5560), reading in parallel way the 16 output-bits;
• Enable or not the attenuator;
• Select the frequency and the amplitude of two sine signals to be used as differential
test input for the recording system, their samples centred at half of the main reference
voltage and quantized with 16 bits are serially transmitted to the two DACs LTC2641;
• Define the three reference voltages needed by the custom designed IC, they are gener-
ated by the LTC2604 component that receives a serial 24−bi t word which determines
in sequence the operation thatmust be done (4 bits), the address of one or more of the
four integrated DACs (4 bits) and the equivalent decimal integer (16 bits);
• Acquire in real-time the samples coming from the different channels of the sigma-
deltamodulator and filtered by the digital band-pass decimator; the quantized output
of this last stage are transmitted to the PC via Ethernet.
Moreover, it is necessary to generate the clock signalswith frequency of 40MHz and 10MHz
which must be sent in input, respectively, to the custom designed IC and to the LTC2641,
LTC2604 and TI-ADS5560 components. They are generated from the system clock frequency
of the digital board of 50MHz instantiating the opportuneDCMs (Digital Clock Managers).
With regards to the digital filter, it has been designed with a frequency bandwidth between
800Hz and 8kHz (the ENG signal bandwidth) allowing to remove the EMG noise at lower
frequencies and the quantization noise, shaped by the sigma-deltamodulator, at higher fre-
quencies. The bandpass filtering, has been performed in the digital domain thanks to the
possibility of exploiting the advantages of the integration capacity that allows to implement
higher order filters. In this particular case, it has been designed a 12th order filter thatmeets
our needs in terms of band attenuation. The filter order could be further increased by inte-
grating the filter in the custom designed IC, in this case, in fact, the FPGA slice occupation
should not be considered. The input sampling frequency is 16MHz, it is given by the number
of channels (8) multiplied by the output sampling frequency of the Σ∆modulator (2MHz).
Exploiting the timing division multiplexing (TDM) it has been possible to avoid the digital
filter stages replication for each channel. A downsampler with a downsampling factor R of
125 has been implemented in order to bring back the eight output signals of the digital filter
at the Nyquist frequency (16kHz).
Using the MATLAB environment, the user can select weather the input of the recording sys-
tem is the differential sine signal generated by the two components LTC2641 in testingmode
or the ENG signal coming from the eight channel electrode connected to the custom de-
signed PCB. In the first case, the user can send viaMATLAB to theMicroBlaze processor, the
frequency and the amplitude of the two sine signals. The maximum allowed frequency is
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80kHz, due to the specification imposed by the component LTC2641, since the higher cut-
off frequency is 8kHz, such value is adequate to properly test the BPF filter.
The data coming from the different subblocks of the analog part as well as those coming
from the digital anti-aliasing decimator filter, can be transferred to the PC by means of an
Ethernet-based communication link, which determines the instantiation of a Xilinx Con-
troller linked to the MicroBlaze by PLB. The MicroBlaze uses the lwip-1.3 library which im-
plements the TCP-IP protocol stack optimized for FPGA. In thisway, it is possible for the user
to communicate with the MicroBlaze sending UDP packets, using MATLAB environment to
define the configuration of the chip and of the various components in the PCB and to decide
which operationmodemust be performed by the custom designed IC:
• RESET of internal registers;
• WRITING of one of the possible internal registers;
• READING of one of the possible internal registers;
• STREAMING of the Σ∆ modulator and of the digital multi-channel filter with subse-
quent downsampling at Nyquist frequency;
• STIMULATION that is the generation of biphasic pulse trains of defined duration, am-
plitude and frequency to be sent to the electrodes.
On the PC side, MATLAB facilitates the use of a UDP communication because it takes care of
managing the receipt and transmission of UDP packets to and from the FPGA as if they were
simple readings from the input buffer and writes to the output buffer. An UDP connection
between MATLAB and the FPGA is necessary in order to create a well defined communica-
tion socket between them. This is only possible if the InstrumentControl toolbox is available.
On the FPGA side, the software library lwip-1.3 permits to the MicroBlaze to be always able
to manage, at the same time, more requests from the user. This is possible thanks to the
fact that the processor, for each request, defers the execution to the different hardware in-
terfaces and waits for other UDP packets coming from the Ethernet controller. For example,
if the user wants to set the STREAMINGmode, the MicroBlaze reads continuously the value
of a defined internal register and stores the relative samples on a buffer before sending it as
the payload of a UDP packet. By this way, the real-time constraints can be satisfied allow-
ing the audio streaming, the screen plotting and the data saving on theMATLAB workspace
avoiding information loss. The processor is however able to handle in asynchronous mode
the user requests and, for example, to stop the data sending to the PC, performing a callback
function at the receipt of a particular UDP packet.
If the user wants to evaluate the output of one of the subblocks of the recording system, at
the sampling frequency of 2MHz, relatively to each single channel, converting it in a digital
way, with 16 bits of resolution using the TI-ADS5560, we are not able to satisfy the real-time
constraints. For this reason, it is necessary to save the relative samples on the DDR SDRAM
memory, with high capacity (64MB), before they can be sent to the PC via Ethernet by subse-
quent UDP packets. A dedicated DDR SDRAM controller has been instantiated in the digital
part and linked to the PLB in order to allow the processor to save several number of samples
in output from the various channels of the Σ∆ modulator before transmitting them at off-
linemode to the PC via Ethernet.
This problemdoes not occur during STREAMING state in fact, the downsampling stage brings
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back the sampled signal to the Nyquist frequency so that the real-time constraints are re-
laxed. Nevertheless, it cannot be done without using some optimized techniques of buffer-
ing because of the latency on the software execution of the MicroBlaze, introduced by the
sending of the UDP packets. In this particular case, to avoid the sample loss at the output of
the digital filter, it has been necessary to use a bank of six registers for each channel. In this
way, the hardware interface can sample the output of the eight channels of the digital filter at
the Nyquist frequency and save them in circular mode in the register bank which is accessi-
ble to the MicroBlaze. It permits that the processor reads the value of the register bank only
one time, by this way the sampling frequency in output of the digital filter is reduced by a
factor of six with respect to the Nyquist frequency and the corresponding timing constraints
caused by the latency of the sending of a UDP packet are relaxed.
Finally, during STIMULATION state, the Custom Designed IC is able to generate biphasic
pulse trains as we can see in the Fig. 2.32.
Figure 2.32: Biphasic pulse trains generated during STIMULATION state.
The user can communicate with the MicroBlaze processor, viaMATLAB, the value of the
various reconfigurable parameters which are showed in Fig. 2.32:
• The time period D between two subsequent biphasic pulses;
• The time interval d of each pulse phase during which the stimulation current on a
defined channel corresponds to Ist or −Ist ;
• The positive value of the desired current stimulation Ist applied in input to one chan-
nel of the electrode;
• The electrode channels to be stimulated.
Starting from these values, the MicroBlaze obtains the values which must be assigned to the
accessible registers of the hardware interface. In particular, the processor converts Ist in
Sign-Magnitude representation using only 5 bits for each channel so that the interval of pos-
sible integer values is [−15;+15] which corresponds to a defined value of stimulationcurrent
between −412.5µA and 412.5µA with a resolution of 27.5µA. The period D of the biphasic
pulse train can vary in the [3.3ms − 100ms] range, while the pulse duration d ranges from
10µs and 300µs. The MicroBlaze checks, for each stimulation parameter, whether the value
entered by the user is acceptable or not. The two temporal parameters must be converted
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in two integers which correspond to the values of two hardware counters, instantiated in the
hardware interface and synchronized with respect to a clock signal of 2MHz, which controls
the operation of a Finite StateMachine (FSM) for the pulse generation.
The stimulation pulse is generated by the hardware interface with the following operations:
first, the representation of the positive Ist is written on a defined internal register of the cus-
tom designed IC, then the negative value is stored in the register and, finally, a recovery pe-
riod with 0 current is obtain by making a reset write operation. During the recovery period,
the operation state of the custom designed IC can be changed to STREAMING state in order
to continue to acquire samples from the recording system.
Due to theMicroBlaze code size, it is necessary to link code and data of the application to the
DDR SDRAM, characterized by a greater capacity. Moreover, it is possible to create a boot-
loader and to store it on the FLASH memory of the FPGA, this makes possible to load the
MicroBlaze code and data on the DDR SDRAM at the power-up state and to configure the
FPGA. This feature is particularly useful because allows the user to utilize the system even
without installing on the PC the Xilinx tool chain. In this way, the PC should have onlyMAT-
LAB application for the communication with the processor and, indirectly, with the custom
designed IC.
2.6.2 Laboratory measurement results
The first tests of the chip were aimed to verify its proper functioning from an electrical point
of view. The test signals were generated by the two DAC (LTC2641 component) collocated
in the control board described in Section 2.6.1. The system is provided with two output
test points used to monitor the system behavior, a switch network inside the chip allows to
select which intermediate output connect to the test points. By this way it is possible to see
the signal at the HPF, LPF, first, second and third modulator stage output. The signals were
acquired using theMSO6054A oscilloscope from Agilent technologies as shown in Fig. 2.33.
Figure 2.33: Measurement setup.
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Recording analog front-end test
The filters parameters, the gain and the frequency bandwidth, were verified setting a dif-
ferential sinusoidal signal at different frequencies at the filter input. The chosen frequency
range is [100Hz −80kHz] which is enough to test the [800Hz −8kHz] BPF. In Fig. 2.34 and
Fig. 2.35 the results respectively obtained for the HPF and the LPF are reported. In Fig.
2.34 it can be noted that the frequency response starts dropping for frequencies higher than
10kHz, this is due to effect of the OpAmp pole.
Figure 2.34: HPF Bode diagram.
Figure 2.35: LPF Bode diagram.
The values of gain and cut off frequencies for the HPF and for the BPF are resumed in
Table 2.12. Then, the frequency response of the whole analog 1st order BPF has been ver-
ified. Fig. 2.36 shows the results, the blue curve was obtained with the lowest gain while
the red one with the highest gain configuration. The filter parameters, in terms of gain and
bandwidth for the maximum and the minimum gain configuration, are reported in Table
2.13.
With respect to the simulation result we have a lower gain in the high gain configura-
tion, the values match those obtained with post-layout simulation. The differences from the
simulated results can thus be justified as a consequence of the parasitic effect in the layout.
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GAIN [dB] CUT OFF FREQUENCY [kHz]
HPF 16.3 0.9
LPF 34.4 10
Table 2.12: HPF and LPF parameters.
Figure 2.36: BPF Bode diagram. Red curve: higher gain configuration, blue curve: lower gain
configuration.
Moreover, it should be clear that, even though there is a slight difference with respect to the
design specification ([800Hz−8kHz]) it does not represent a problem since the out-of-band
frequencies will be completely rejected by the high selective BPF of the digital decimator
stage.
GAIN [dB] BANDWIDTH [kHz]
High gain 56.5 0.8−11
Low gain 45.9 0.8−9.5
Table 2.13: BPF parameters.
Fig. 2.37 demonstrates the possibility to program the gain of the pre-filter: the traceswere
obtained stimulating the chip with a fully-differential sinusoidal signal with a 280µV pp am-
plitude at 3kHz. The weak amplitude has been obtained thanks to the attenuator cascaded
to the DACs. The DACs generate a 28mVpp signal that, attenuated by a factor of 100, gives
the desired input signal. The result has been achievedwith five possible gain configurations;
nevertheless, the gain can be configured with a total of 256 values between the minimum
and themaximum values.
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Figure 2.37: BPF: gain programmability.
Σ∆ modulator test
The bit stream generated by the sigma delta modulator is acquired, by means of a SPI inter-
face, by the digital system implemented in the Xilinx Spartan 3E 1660E prototyping board.
The serial signal is the interlaced results of the eight channels. The decoded bit stream for a
single channel is shown in Fig. 2.39a, the signal has been obtained with a input sinusoidal
signal with a 0.5V@5kHz. The analog bandpass filter has been bypassed (thanks to a switch
network embedded in the chip), and the sine has been sent directly to the modulator in-
put.The resulting Power Spectral Density (PSD) is reported in Fig. 2.39b and confirms a pre-
dominant signal component at 5kHz. For an input signal with this amplitude the signal to
noise ratio is 59.6dB , corresponding to a Effective Number Of Bits (ENOB) of 9.6bi t that can
be considered the real resolution of the developed converter. The plot shows also the noise
shaping effect generated by the Σ∆modulator. This high frequency noise, as well as the low
frequency interferences, will be removed by the sharp digital decimator filter.
TheΣ∆modulator output signal of Fig. 2.39a, is an oversampled 1−bi t stream. The original
Figure 2.38: Frequency response of the 16th order digital BPF.
signal can be reconstructed by filtering the stream and downsampling it to obtain a Nyquist
72 CHAPTER 2. NEURAL SIGNAL RECORDING UNIT: DESIGN AND TEST
rate sampled signal. In our case a band pass filter has been used, in this way it is possible to
reject both the low frequency biologic interferences (EMG - ECG signals) and the high fre-
quency quantization noise. The 16th order digital BPF frequency response is represented in
Fig. 2.38. It can be noticed the filter sharpness that allows to deeply attenuate all the out-of-
band interferences, a 200Hz signal, for instance, that is a frequency in the EMG range, will
be attenuated by more than 100V /V .
The digital filter output is reported in Fig. 2.39c and Fig. 2.39d, respectively in the time and
in the frequency domain. The digital decimator brought back the sample frequency to the
Nyquist rate, the sine is thus sampled at 16kHz. Therefore, it has only about 3 samples for
each period, for that reason in Fig. 2.39c the spline interpolation of the measured samples
has also been reported. The 5kHz input signal has been converted in a digital signal with a
SNR of about 60dB as it can be observed in Fig. 2.39d.
(a) Time domain: bit-stream. (b) Frequency domain: Power Spectral Density.
(c) Time domain: digital decimator output. (d) Frequency domain: digital decimator output.
Figure 2.39: Results at the modulator and at the decimator output with a sinusoidal input
with 0.5V in amplitude at 5kHz.
The full recoding chain test
In this subsection, the results obtained using all that recording chain (i.e. the analog filter,
the Σ∆ modulator and the digital decimator filter) are presented. The signals depicted in
Fig. 2.40a and Fig. 2.40b represent the modulator output, respectively in the time and in
the frequency domain, in response to an input sinusoidal signal with a 3.6mV pp@5kHz.
First, the sine is amplified by the analog filter configured in low gain mode, the modulator
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input has thus a 667mVpp amplitude. The PSD of Fig. 2.40b shows that, for an input signal
(a) Time domain: bit-stream. (b) Frequency domain: Power Spectral Density.
(c) Time domain: digital decimator output. (d) Frequency domain: digital decimator output.
Figure 2.40: Results at the whole recording chain output with a sinusoidal input with 0.5V in
amplitude at 5kHz.
with such amplitude, the signal to noise ratio is 47.1dB , corresponding to a Effective Num-
ber Of Bits (ENOB) of 7.5bi t s. The filter output signals have been reported in Fig. 2.40c
(time domain) and Fig. 2.40d (frequency domain), from both plot it is clear how the input
signal has been correctly reconstructed. As in the previous case, a spline interpolation has
been reported together with the real samples, just to facilitate the waveform understanding.
Looking at the underlying noise in Fig. 2.40d, it is possible to see the filter shape that con-
firms the [800Hz−8kHz] bandwidth.
The relation between the signal amplitude (referred to the analog filter input) and the SNR
calculated from the PSD at the modulator output has also been evaluated. The result is
shown in Fig. 2.41, a typical Σ∆ characteristic has been obtained, the SNR increases with
the increasing of the input amplitude up to a threshold (in this case 3.6mV referred to the
input) corresponding to about half the reference voltage at the modulator input. For higher
amplitudes the signal saturates and the corresponding SNR starts to drop.
Since the system has been designed to work with neural signals, it has been also tested
the capabilities of the whole recording chain to work with amplitudes in the order of tens of
microvolts. A 18µV signal at 3kHz has been generated as input signal (the attenuator cas-
caded after the two DACs has been used for this purpose). In Fig. 2.42a, the time 1−bi t
stream is reported, while Fig. 2.42b presents its PSD, even though such signal is particularly
weak it is still detectable. This is even more evident if the output of the digital filter is anal-
ysed: Fig. 2.42c shows the acquired signal in the time domain, the result has been obtained
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Figure 2.41: SNR vs. Input Amplitude.
using the higher gain configuration for the analog bandpass pre-filter in order to amplify the
weak signal as much as possible before the digital conversion. The frequency spectrum, re-
ported in Fig. 2.42c confirms this result, showing a peak signal at 3kHz as expected. Looking
at the underlying noise shape in Fig. 2.42c, it is evident how the interferences below 800Hz
are deeply attenuated.
(a) Time domain: bit-stream. (b) Frequency domain: Power Spectral Density.
(c) Time domain: digital decimator output. (d) Frequency domain: digital decimator output.
Figure 2.42: Recording system results in high-gain configurationwith an input signal of 18µV
at 3kHz.
Finally, the system has been tested with a pre-recorded neural signal acquired during
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previous clinical trials with rabbits. The animal was subjected to vibrations at 50Hz and
100Hz in cutaneous afferent fibers for 10 seconds. The results show how the system is capa-
ble of rejecting the huge low noise components visible in the input signal (Fig. 2.43a) and to
highlight the neural spikes (Fig. 2.43b).
(a) Input signal.
(b) Output signal.
Figure 2.43: Pre-recorded neural signal processed by the recording module.
Low-voltage stimulator test
The stimulationmodule has been tested using the systempresented in Section 2.6.1that per-
mits to generate biphasic pulse trains with variable current, pulse width and period. A 10kΩ
resistance connected between the input pin and the reference voltage was used to emulate
the impedance introduced by the target neural electrodes. Fig.2.44 shows the possibility to
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vary the current amplitudewhich, considering this output impedance, can range from 20µA
to 100µA. Higher currents can be achieved with lower impedances.
Figure 2.44: Stimulation current amplitude programmability.
Fig. 2.45a and Fig. 2.45b show how it is possible to change the pulse widthW, in fact it
can be programmed in a range from 10µs to 300µs. The signals depicted in the figures have
been acquired with the oscilloscope and they therefore represent the voltage signal drops
across the equivalent input resistance connected at the electrode terminals. To obtain the
corresponding current, the signals should be divided for the 10kâDˇe˛ resistance value.
(a) Pulse widthW = 10µs. (b) Pulse widthW = 300µs.
Figure 2.45: Stimulation biphasic pulses varying the relative phase width.
The possibility to change the biphasic pulse period T has also been provided, it can span
from a minimum of 4ms to a maximum of 100ms. Fig. 2.46a and Fig. 2.46b confirm the
proper functionality of the stimulator also in this case.
2.6.3 In-vivo experiment results
The in-vivomeasurements have been performed on sedated rats at the Ecole Polytechnique
Federale de Lausanne (EPFL) (Switzerland). An eight-channels TIME (Transverse Intra-fascicular
Multi-channel Electrode) was chronically implanted in the sciatic nerve of the animal. All
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(a) Train periodD = 4ms. (b) Train periodD = 100ms.
Figure 2.46: Stimulation biphasic pulses varying the relative period.
processes were performed using a protocol approved by the local Ethical Committee. The
tests were performed after a month from the electrode implantation, therefore the results
should be considered highly representative of what can be obtained in a long-term implant,
when the electrode-tissue interface is already degraded. In Fig. 2.47 two pictures of the ex-
perimental set-up with the chip connected to the neural electrode chronically implanted in
the rat is shown.
(a) Experimental set-up. (b) Chronic TIME implantation.
Figure 2.47: In-vivo tests at the EPFL laboratories.
During the tests the hind pow of the animal has been subjected to flexo-extensor move-
ments. The results, concerning seven different channels, have been reported in Fig. 2.48.
The presence of neural spikes with amplitudes of few tens of microvolts is evident as
well as the correlation between the near channels. The test successfully confirms the system
capabilities of recording neural signalswith an input referred noise of less than 10µV pp. Fig.
2.49 shows a single spike recordedwith the proposed system. As expected for a neural signal,
it is characterized by an amplitude of about one hundred of µV and a duration of 300ns.
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Figure 2.48: In-vivo recording results with seven channels.
Figure 2.49: In-vivo recording results: zoom on a single spike.
2.7 Results discussion
The proposed IC for neural signal recording embeds both the front-end amplifier and the
sigma-deltamodulator on chip, therefore the signal provided to the external is a robust digi-
tal signal with high immunity to noise and that grants an Equivalent Number Of Bit (ENOB)
of 10.9 bit. This fact is a significant advantage over works [148] and [46] that do not include
the ADC and over [153] and [9] which use respectively an ADC from a cell library of the used
technology and a 8-bit converter. The drawback is an increase in power consumption, that
is slightly higher than in the other works. This is mainly due to the eight delta-sigma mod-
ulators, that are based on switched capacitor circuits that work with a 2MHz sampling fre-
quency and require, therefore, OTAs with larger bandwidth and consequently higher bias
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currents. Nevertheless, comparing the pre-amplifier circuits of a single channel in low-gain
mode, the power consumption is considerably lower than almost all the other papers, with
the exception of [9], in which the power has been optimized and reduced to 0.3mW . Nev-
ertheless, in such paper the corresponding noise has not been reported and, therefore, it
is not possible to evaluate the impact on the IRN. The power scales with 1/v2n where vn is
the IRN [198]; power optimization, therefore, leads to the increase of noise levels. Since the 
background noise due to the electrode and to the spontaneous neural activity is about 10µV
[9], the electronic noise of 1.8µVr ms is perfectly acceptable and allows to save power with 
respect to [153, 46, 148] that present excellent results in terms of noise but with a relative
higher power consumption. Moreover, the bandpass high selective filter (Σ − ∆ decimation
filter) is provided by the digital part of the system implemented along with the digital system 
controller in a Xilinx Virtex 5 LX330 FPGA. The in-vivo tests on the embedded low voltage
stimulator highlighted that poor capability of the system to activate action potentials in the 
peripheral nervous fibers due to the high impedance of the electrode-tissue interface. For
this reason the high voltage neural stimulator, presented in the next chapter, had been real- 
ized.

Chapter 3
Peripheral nerve stimulation
module: design and test
After a brief introduction on the state-of-the-art of neural stimulation circuitries, an in-
tegrated neural stimulator for prosthetic applications, realized with a High Voltage (HV)
CMOS 0.35µm process, is presented in this chapter. The device is able to provide bipha-
sic current pulses to stimulate 8 electrodes independently. A voltage booster generates a
17V voltage supply in order to guarantee the programmed stimulation current even in case
of high impedances at the electrode-tissue interface. Pulse parameters such as amplitude,
frequency and width can be programmed digitally. The device has been successfully tested
by means of both electrical and in-vivo tests and the results show its capability to provide
currents in the order of hundreds of µA with impedances in the order of tens of kΩ.
3.1 State of the art
Neural electrical stimulation has been widely used in the latest years in different biomedi-
cal applications, from cochlear implants to neurological disorders treatment [130]. In neural
prosthetics, the stimulator is needed to provide sensory feedback to the patient, who will
have thus more chances to feel the robotic limb as a natural extension of his/her body. The
work presented in this chapter belongs to this latter field and proposes an integrated neural
stimulator aimed to restore the sensory feedback in patients with upper limb amputation.
In Section 1.4.2, the main implementation issues related to the neural stimulation were dis-
cussed. Depending on the specific application several strategies to solve or to partially over-
come some of the mentioned problems have been developed over the years. In fact, differ-
ent ways to generate and to transfer stimulation patterns to the tissue are available and an
overview of the state of the art of the main blocks contained in a neural stimulator is pre-
sented in the next paragraphs. In particular, the most diffused architectures of the voltage
booster, the output stage and the current pulse generator are detailed. Finally, the main fea-
tures of some of the state-of-the-art neural stimulator are collected in Table 3.1.
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3.1.1 DC-DC booster converter
An important issue concerning the tissue stimulation, presented in Section 1.4.2, is the high
variability of electrode-tissue impedance whose value depends on the electrode placement
inside the nerve and varies in the range 10kΩ− 1MΩ [39] from electrode to electrode and
during the lifetime of the implant. Therefore, the reproducibility of the current stimuli re-
quires the use of a high voltage supplywhich is not always possible for lowpower implantable
devices. Therefore, a DC-DC booster converter (or step-up) is essential to generate a voltage
higher than the nominal supply retrieved from the power source. Despite different classes
of DC-DC converter exist, only switching convertersmay provide an output greater than the
input voltage. Several high-voltage-compliant neural stimulators can be found in literature
such as those presented in [201, 206, 78, 124, 102, 123, 147, 13]. The switching DC-DC con-
verters are divided into two types depending on how the conversion is performed: magnetic
and capacitive converters. Since the on-chip inductors occupy a large area and, often, have a
limited quality factor, only DC-DC switched-capacitor converters, also called charge pumps,
are considered in this work.
The first voltage booster circuit was introduced by Cockcroft and Walton in the late 1932.
It is composed of a voltage multiplier ladder network of capacitors and diodes to generate
high DC voltages from a low voltage AC or pulsing DC. A new architecture, to improve its
conversion efficiency and its output impedance, was developed in 1976 by Dickson [47]. It is
a series of diodes with a capacitor connected at each node, properly controlled by two clock
signals (Φ,Φ) with opposed phases as depicted in Fig. 3.1. In particular, the diodes were
implemented with diode-connected NMOS (i.e. the NMOS gate is shorted to its drain). This
architecture is the base for the majority of today’s charge pumps. When the clock Φ is high
Figure 3.1: A 4 stages Dickson charge pump.
(Φ= VΦ) and, therefore, Φ is low (Φ= 0), the voltage at the opposite terminal of odd capac-
itors (in this case V1 and V2) is increased of a VΦ. At this time, the even transistors (MN2i )
are on and transfer the charge from one node to the next one whereas the odd transistors
(MN2i+1) are off. In the next cycle (Φ = 0,Φ = VΦ), it happens the opposite: the odd tran-
sistors lead the charge whereas the even ones are off and so on. The result is a continuous
moving of charge from the input to the output of the chain. Moreover, between each stage,
there is a theoretical voltage increase ofVΦ−Vth , in whichVth is theNMOS threshold voltage.
Taking into account the parasitic capacitanceCp between each stage and the output current
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Iout dissipated by the load, the output voltage can be computed as in Eq. 3.1.
Vout =Vin +N ·
(
C
C +Cp
·VΦ−Vth −
Iout
(C +Cp) · fosc
)
−Vth (3.1)
where N is the number of stages, fosc is the clocks frequency and C is the Ci capacitance
[140]. Then, the Eq. 3.2 can be used to compute the voltage gain AV of a single booster cell.
AV =∆V −Vth =
C
C +Cp
·VΦ−
Iout
(C +Cp) · fosc
−Vth (3.2)
However, due to the CMOS supply voltage scaling, the VΦ decreases and, according to Eq.
3.2, the same happens to the pumping gain AV . In addition, due to the body effect, Vth in-
creases as the voltage at a given stage is increased, which means that the single stage gain
AVi decreases with N . Thus, it is obvious that the Dickson charge pump is not at all suit-
able for low voltage operation. To overcome these problems, several changes to the charge
pump architecture have been proposed over time. In [205], an improvement to the Dick-
son charge pump is proposed by cancelling the AVi reliance on the Vth . Its architecture,
commonly referred as NCP-2 (New Charge Pump - 2), with four stages is depicted in Fig.
3.2. This circuit, with slight changes at the output stage, was used by Nadeau et al to imple-
Figure 3.2: A four stages NCP-2 booster by [205].
ment a peripheral nerve stimulator described in [122]. Another technique to improve the
load charge transfer of Dickson architecture is the dynamic control of the substrate voltage
of diode connected MOS transistors, proposed by Shin et al in [167]. As shown in Fig. 3.3,
the NMOS transistors have been replaced by PMOS which are isolated from the substrate in
the N-type wells. The bias voltage of the wells is dynamically controlled by the other two
transistors according to the cycle, significantly reducing the Vth reliance on the body effect
and improving the voltage increase at each stage of the charge pump. It can be noticed that
in the architectures presented so far, the output stage delivers the charge to the load only
for a half-cycle. Tomaximize the effectiveness of the voltage conversion, an implementation
with two independent paths whose clocks are inverted has been presented in [135]. In this
way, the output stage receives the charge in each half cycle, ensuring a shorter rise time and
supporting larger output currents. Pelliconi et al presented in [137] a new architecture that is
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Figure 3.3: A four stages booster with dynamic substrate polarization, [167].
not directly derived from theDickson charge pump. Each stage, depicted in Fig. 3.4, consists
of two NMOS and two PMOS connected to create two paths controlled by two clock phases,
maximizing the charge transferred per cycle. Moreover, since charge pump circuits are of-
Figure 3.4: One stage of the Pelliconi charge pump described in [137].
ten implementedwith high voltage transistor characterized by a thick gate-oxide, a common
strategy in voltage booster design is to double the clock amplitude in order to better activate
the transistors and to increase the voltage gain at each stage. An example of clock doubler
circuit, introduced by Huang et al in [77], is depicted in Fig. 3.5. Several works which im-
plement this kind of circuits are described in literature, such as those presented in [207, 38].
Another possible charge pumparchitecture introduced by Saiz et al is the Two-Phase Voltage
Doubler (TPVD) whose boosting cell is depicted in Fig. 3.6. It consists of four switching tran-
sistors (M0−M3), a flying capacitorCp and a load capacitorCL ([155]). At least two different
switching stages are needed in order tomake the TPVD circuitsworking. Themain drawback
of this architecture is that it cannot produce negative voltages. Themain problem related to
the negative voltage boosters is the need to produce voltages that are lower than the one of
the substrate. To overcome this limitation, a triple-well technology which supportsmultiple
supply voltages has to be adopted. The majority of the presented architectures supports the
generation of negative voltage virtually unchanged. Usually, it sufficient to reverse the in-
put and the output of the DC-DC converter thatmeans to connect the output to ground and
the input to the load capacity. The direction of the charge flow is unchanged, therefore the
charge is pumped into the ground and a negative voltage is generated at the input capac-
itance. However, some precautions must be taken when drawing the layout to avoid short
circuits and triggering of parasitic thyristors (latch-up)([21, 207]).
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Figure 3.5: Clock doubler introduced by Huang et al in [77].
Figure 3.6: One boosting cell of the TPVD charge pump from Saiz et al, [155].
Following the listing of various charge pump architectures, a summary is required to be able
to compare them. The requirements to bemet in order to properly evaluate the performance
of aDC-DC converter include among others the output voltage, the current that can be deliv-
ered to the load, the efficiency of conversion, the occupied silicon area and the complexity of
the circuitry. These results depend on a multitude of parameters including the manufactur-
ing process used, the voltage supply, the number of stages, the clock frequency, the pumping
and output capacitors. A fair comparison is not feasible in practice, because each of the cir-
cuits described above has been implemented in the context of its own to achieve a specific
goal. We must therefore consider the various parameters and the overall results to make a
comparison. All the charge pumps mentioned above generates only positive voltage with
the exception of the Pelliconi charge pump. It can generate negative voltages but it suffers
from latch-up issue which hugely decrease the chip performances. For what concern the
Dickson charge pump, the NCP-2 and the substrate dynamic polarization architectures, the
output stage receives the charge during only half of the clock period. Moreover, the effect of
Vth causes a significant drop of the output voltage and a consequent loss of the single cell
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gain. These problems, with the exception of the Vth effect, have been solved by introducing
the dual path charge pump that, however, is characterized by an increase of the circuit com-
plexity and by a reduction of the booting performance by increasing the number of stages.
3.1.2 Output stage
In neural stimulator the output stage is the unit that is directly connected to the tissue to
deliver a certain amount of electrical energy for either activating or deactivating particular
areas of the brain. As introduced at the beginning of Section 3.1, different ways to inject or
sink the electrical energy to/from the tissue are available and each of them is functional for
a specific application. As discussed in Section 1.3.1, the electrode tissue interface can be
modelled by an RC network (Fig. 1.12). In order to "communicate" with the tissue, the stim-
ulator charges the (non ideal) capacitance with a consequent change of the voltage in the
tissue. When enough charge is delivered, the potential in the tissue reaches a certain thresh-
old voltage, leading to (de)activation of the neural cells. Thismeans that what it is important
in the stimulation is the delivered amount of charge and thereby controlling the charge dur-
ing stimulation should be the best way to proceed. However, most traditional stimulators do
not use charge as the output steering quantity, but they implement a constant voltage stim-
ulation (CVS) or a constant current stimulation (CCS). In both approaches the objective is to
transfer a given charge through the electrode. While the generation of voltage pulses can be
very efficient in terms of power consumption, the actually delivered charge depends on the
highly variable electrode-tissue interface impedance that typically increases due to reactive
tissue response [138]. Therefore, it has poor performances in terms of amplitude resolution
of the stimulus. On the contrary, with current-mode stimulation (for example [11, 90, 147, ?])
the amount of delivered charge depends entirely on controllable parameters (injected cur-
rent and duration of the pulse), thus it can be designed with excellent amplitude resolution
and high safety for the patient [59]. A general architecture for current-mode stimulation is
depicted in Fig. 3.7a whereas the counterpart voltage-controlled is depicted in Fig. 3.7b.
Note that, regardless of which technique is chosen, the absolute value of the output quantity
Figure 3.7: Possible stimulation architecture: (a) current-mode, (b) voltage-mode. From [98].
is not important. Since the electrode-tissue interface is very different from subject to subject
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(due to the incorporation of the electrode in the body by means of connective tissue), the
absolute value of the stimulation parameter is of no significance. The subject should only
indicate if the stimulationmust be stronger or weaker.
The choice of the stimuluswaveform is another important issue to deal withwhen designing
the output stage. It depends on the type of electrode employed as well as the intended phys-
iological effect. In fact, several publications have shown that different types of applications
need different stimulation waveforms in order to produce an optimum stimulation effect
[63, 12, 27, 122, 119, 30]. Asymmetric biphasic pulses have been proven to limit channel
interaction between adjacent stimulation sites [108, 109], and avoid new excitation during
the discharge phase [132]. Studies conducted by [52, 181] found that the non-rectangular
shape such as Gaussian, linear and exponential decrease could provide stronger stimulation
effects. A recent study proved also that flexible stimulation such as step-down current pulse
shape, could reduce the required electrode voltage by 10%−15% [65]. The above shows the
advantages of having flexible stimulationwaveforms for different degrees of tissue degener-
ation and for maximizing the application range of the stimulator chip. Nowadays, the CCS
is preferred and mostly uses symmetrical or asymmetrical, biphasic, cathodic-first current
pulses [111]. This is because of the ease of the implementation [12, 27, 122, 206], and in
order to achieve first order charge balanced stimulation. In the cathodic phase, the stimu-
lus current depolarizes nearby axons and initiates the action potential. The succeeding an-
odic phase cancels the charge accumulated in the cathodic phase on the electrodes. Some-
times an inter-phase delay separates the two stimulation phases slightly so that the anodic
phase does not block action potential propagation initiated by the cathodic phase. Usually
the leading cathodic phase is active (with a programmed shape) while the following anodic
phase can be either active (with a programmed shape) or passive (exponential decay). In
active discharge phases the discharging current is fixed by the stimulator [206, 124, 45, 147],
whereas in the passive discharge the capacitance is discharged through a resistive pathway
[103, 99, 90, 101].
Fig. 3.8 shows the general architecture for implementing a stimulation with active cathodic
phase followed by a passive anodic phase. The current Istim is injected from the anodic
lead to the cathodic one by closing switches S1, then, by opening these switches and clos-
ing S2, the passive discharge is enabled. Whereas, in order to generate biphasic waveform
with both active phases, a single or a dual voltage supply topology can be implemented as
depicted in Fig. 3.9a and Fig. 3.9b. In the former, the driver circuitry reverses the current di-
rection through the electrode and the tissue by interchanging the two electrode leads (clos-
ing/opening the switches S2 in Fig. 3.9a) as presented in [206, 147, 102]. On the contrary, the
dual voltage driver produces the biphasic stimulus by sourcing and sinking currents from/to
one electrode lead that means, referring to Fig. 3.9b, by alternatively closing the switches S1
and S2. In this case one common ground electrode (the lead named C in Fig. 3.9b) acts as
the return path for the stimulation currents through the tissue. Furthermore, as discussed
in Section 1.4.2, in order to prevent electrolysis to happen at the electrode tissue interface,
the net charge delivered to the tissue needs to be as close to zero as possible. As previously
said, this is only partially assured by the use of a biphasic stimulation scheme. In fact, due to
mismatches and non linearities, the second pulse will never cancel out the injected charge
perfectly. Therefore, additional circuitry needs to be designed to assure enough charge can-
cellation. The easiest method to establish a zero charge injection is the one proposed in the
diagrams of Fig. 3.9 in which a third switch S3 was added to periodically (for example after
each stimulation pattern) shortcircuit the electrode leads. For this reason, this technique
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Figure 3.8: Stimulation architecture with a single supply, active cathodic phase and passive
anodic phase.
(a) Single supply. (b) Dual supplies.
Figure 3.9: Stimulation architecture with a single (a) or a dual (b) voltage supply character-
ized by both active phases.
is often referred as electrode shorting. During the shortening, the remaining charge on the
electrodes gets a chance to leak away through the short. For N stimulation sites, the num-
ber of tissue-electrode interfaces required is 2N andN+1 in single-voltage and dual-voltage
topologies respectively. In many prosthetic applications only a small amount of space is
available, inside the body, for placing the electronic interface and, therefore, the device di-
mension is one of the major bottle-neck. So minimizing the number of electrode leads is
essential. On the other hand, since increasing the number of stimulation sites directly im-
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proves the quality of the prosthesis, the number of stimulation sites should be maximized
for a given number of interface leads. For these reasons, in works such as [172, 40, 118], a
dual-voltage architecture was chosen.
Independently from how the stimulation pattern is generated, a basic problem encountered
in the clinical use of brain stimulators is the adaptive behaviour of brain tissue. In fact, the
impulses given by the stimulator are an unnatural phenomena from the brain’s perspective
and, therefore, the brain will adapt itself in order to ignore the artificial pulses and neutral-
izing the possibility to give sensory feedbacks anymore. One way to solve this problem is to
frequently change pulse shape, duration, intensity, repetition rate and other parameters, so
it is harder for the tissue to adapt itself. Therefore the adjustability of the pulse parameters
of the output stage is an important property. Moreover, besides the increased robustness
against adaptation, the pulse parameter adjustability also determines the flexibility of the
stimulator: the more parameters are adjustable, the more applications the stimulator will
have and themore it can accommodate individual patients whomay have different reactions
to and perceptions of the injected pulses with the same configuration. In addition, the stim-
ulation parameters rely also on the electrode implantation and can vary over the time due to
changes in the quality of the electrode-tissue interface. In the following the most important
pulse parameters and their influence are discussed. An overview of the pulse parameters
denoted in an example pulse is given in Fig. 3.10.
Figure 3.10: Main stimulation pulse parameters.
• Amplitude and pulse width: The combination of the amplitude and pulse width of
the stimulation pulse determines the charge applied to the tissue (Q =
∫
Id t ). The
more charge is injected, the higher the tissue voltage will become and the more cells
will be activated. Both the maximum amplitude and pulse width (the maximum in-
jectable charge) and the resolution determine the applicability of the device. In terms
of adaptation redundancy it is important to realize it is possible to vary the amplitude
and pulse width, while still injecting the same charge into the tissue. This means that
for different pulse shapes, still the same charge is injected, leading to the same tissue
voltage.
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• Interphase delay: It is defined as the delay between the first and second pulse in a
biphasic stimulation pattern. A small delay between the two pulses is required to al-
low the tissue to react on the voltage change of the first stimulation pulse (due to the
latency of the neural cells). The tissue must first be activated, before the tissue voltage
can be lowered by the second charge cancellation pulse. The minimum delay time is
set by the time it takes for the tissue to activate and the maximum time is defined by
safety constraints: the maximum allowed time to keep charge on the tissue.
• Frequency: It is the repetition rate of the stimulation. Two types of frequency are dis-
tinguished: the burst frequency and the stimulation frequency. The former is the rep-
etition rate of the pulses within the same pulse train (burst). Only after all the pulses of
the train are sent the charge can be cancelled. Whereas, the stimulation frequency is
the repetition rate of one complete stimulation pattern, including the charge cancel-
lation pulse. The frequency applied in stimulation is mostly application specific: each
application requires more or less a fixed frequency. Therefore the frequency cannot be
changed in order to increase the adaptation robustness, but it determines the number
of applications the stimulator can be used for.
• Pulse sequence: As was shown before the first pulse in a biphasic stimulation scheme
is the pulse used to stimulate the tissue, while the second pulse is only used for charge
cancellation. The polarity of the first pulse determines what kind of stimulation is
used. In fact, using cathodic stimulation the voltage at the electrode is made more
negative during the first stimulation pulse. In this case the cells are depolarized, yield-
ing an activation mechanism. Cathodic stimulation is therefore used when a desired
mechanism in the brains is absent or when a certain mechanism needs to be paced
in a rhythm. Whereas, using anodic stimulation the voltage at the electrode is made
more positive during the first stimulation pulse. In this case the cells are hyperpolar-
ized, yielding deactivation. This type of stimulation is used if a certain activation of the
brain needs to be suppressed.
• Pulse symmetry: When using a biphasic stimulation scheme, the second pulse does
not need to have necessary the same shape as the first pulse. The only requirement is
to inject the same amount of charge into the tissue, thereby the pulse area has to be
the same. Reasons concerning minimizing the tissue damage or power consumption
might lead to a different pulse shapes for the second pulse as for the first pulse.
Another important feature that the stimulator should include is the possibility to deliver
sub threshold prepulses. They are low-amplitude pulses which are injected just before the
"real" stimulationpulse. Using sub threshold prepulses, due to their low amplitude, only the
nervous fibers nearby the stimulation electrode can be effected and thus slightly depolar-
ized or hyperpolarized. Due to this deviation from their equilibrium, they will need a lower
(de)polarizing pulse to be deactivated (activated). This means that due to this lower ampli-
tude only cells more close to the electrode are (de)activated resulting in an increase of the
stimulation selectivity inside the nerve.
The last aspect discussed in this dissertation with regard to the design of the output stage is
the patient safety. As discussed in Section 1.4.2, it is one of the major issue in designing im-
plantable devices that exchange electrical signals with the body. In case of neural stimulator,
the danger is usually diminished andmade acceptable by placing a capacitor (often referred
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as blocking-capacitor) in serieswith each stimulatingelectrode. The blocking-capacitor lim-
its the charge on the electrodes toQmax =C ·V , whereC is the capacitance andV is the stim-
ulation voltage. Qmax should be chosen so that the charge density can not exceed the safety
limit which depends on the electrode material. Typically, for functional electrical stimula-
tion (FES) applications, these capacitors are in the order of a few µF each [217, 31, 184] and,
therefore, they are not physically small components that could be integrated on silicon with
the rest of the stimulator circuitry. Different works in literature solve the problem of the
huge blocking-capacitors using the High Frequency Current Stimulation (HFCS). This stim-
ulation technique is based on small blocking-capacitors that are alternatively charged and
discharged several times during the same pulse in order to deliver the desired amount of
charge to the nerve. In this way, the stimulation current is not continuous but composed by
a sequence of small pulses. Their frequency essentially depends on the size of the blocking-
capacitors and thus on the time required for their charging and discharging. An example of
this architecture, depicted in Fig. 3.11, is presented in [101]. Apart from protection against
(a) Output stage architecture. (b) Stimulation cycle.
Figure 3.11: (a) Stimulator output stage with small blocking-capacitors utilizing the HFCS
technique and passive discharge with the related (b) timing waveforms. From [101].
electrolysis following semiconductor failure, the use of blocking-capacitors provides also a
simple solution to maintaining charge-balance ([42]) during normal stimulation [101].
3.1.3 Stimulation pattern generator
Once the stimulation mode has been defined (voltage or current), another design variable
to be defined is the output generation. Since a certain waveform is desired for stimulating
and different output intensities are needed, it is not possible to simply connect a source
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directly to the tissue. The traditional way to construct a certain waveform is by using Digital
to Analog Converters (DACs). The pulse shape is constructed using digital logic and is then
converted to an analog signal to stimulate the tissue. In most traditional stimulators only
square shapedwaves are used. Using this scheme theDAC is set at a certain constant output
intensity end subsequently the DAC is enabled for a certain period of time. Several DAC
based designs are reported in literature. A classical DAC based architecture can be found in
[217]. Some modifications are found in literature, each focusing on a certain aspect of the
DAC:
• To improve the resolution in [172] the design is modified to have a variable maximum
current. When low intensities are required, the DAC current is reduced. In this way a
high resolution can be obtained, even when the output current is small.
• When designing a stimulator with many output channels, the area of the stimulator
becomes important. In [175] the area reduction was mainly obtained by introducing
a more efficient current source implementation. In [45] the area reduction if obtained
by introducing a multibias scheme: instead of using 2N −1 transistors to generate the
binary weighted currents, only N transistors are used, each of them biased differently
to generate the binary weighted currents.
• To assure monotonicity, the DAC can be chosen to be made thermometer based in-
stead of binary weighted [96].
An alternative to the use of a DAC is to do all signal processing in the analog domain. This
technique can be used to obtain a very low power consumption. Recent publicationsmostly
show applications in cochlear implants [57]. Input signals from a microphone is filtered
and processed to create the stimulation pulses in an analog way. Publications show this
can significantly decrease power consumption using sub-threshold operation compared to
using DSPs. The drawback of this scheme is the limited flexibility. An analog circuit is in
most cases only applicable for a certain application. A littlemore flexibility while still having
the low power consumption is to add a little digital control to the analog circuitry [56].
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Ref. Tech. Output I [mA] Output V [V] Load [kΩ] Stim. Freq. [Hz] # of Chs Area[mm2] Power [mW]
[206] COTS < 35 [0.05;3] [0.8;2] [1;200] 2 506 20
[124] COTS < 0.8 − 100 1 − − −
[147] CMOS 0.18µ [0;4.2] − 15.4 − 10 4 0.5
[103] HV-CMOS 0.6µ < 8 [0;+17.25] < 2 < 50 4 27.3 30.1
[45] CMOS 1.2µ < 0.4 − − − − 4.84 0.26
[40] CMOS 0.18µ [0;0.005] [−12;+12] 10 − 256 27 6.8
[90] SOI-CMOS 0.6µ [1;16] [+6;+24] − − − 0.31 −
[99] SOI-CMOS 0.6µ < 10 < 12 1 − − 4 −
[101] SOI-CMOS 1µ 0.15 [+5;+18] [1;10] − 4 2.7 60
[172] CMOS 1.5µ < 0.6 [0;+6.5] 10 50 8 4.84 1
[201] HV-CMOS 0.18µ [0;0.5] [+3;+11.5] − 80 8 5.4 −
[78] CMOS 0.18µ [0;0.32] [0;+8] − − − 1.27 3.8
Table 3.1: Main characteristics of neural stimulation system presented in literature.
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3.2 Design specifications
In this chapter, the designof a stimulationunit aimed to restore the human sensory feedback
is described. The device interfaces the peripheral nervous system of an hand-amputee and
should be capable to proper generate action potentials in the nervous fibers of the nerve in
order to transmit to the brain the sensory information acquired by the sensors placed over
the artificial limb. As discussed in Section 1.4.2 and Section 3.1, the environment in which
the device is intended to work in is hostile and not totally known, therefore, it is not easy to
get very well defined design specifications. In fact, a suitable and functional neural stimula-
tor should be as much flexible as possible even though the flexibility usually goes in oppo-
site direction with respect to implementation simplicity, costs and system dimension. As a
consequence, when defining the stimulator specifications, a good compromise between all
these factors together with the patient safety has to be reached. However, due to the com-
plexity of the system, only the most essential requirements are considered in designing the
first prototype here presented.
The first not negligible issue concerns the high impedance at electrode-tissue interface that
impose the development of a high voltage compliant system. In particular, since the target is
a totally implantable device, the high voltage source and so a voltage booster to increase the
stimulation voltage above the low voltage power supply is included in the stimulator. The
remaining fundamental blocks are the module to generate the stimuli and the output stage
that delivers them to the nerve.
The definition of the system architecture and specifications have been driven on side by
the neural signal electrical features (such as frequency and amplitude) and on the other by
considering works found in literature. As widely discussed in Section 3.1, different stimu-
lation strategies are available and, in particular, the CCSs have been proved to be a good
trade off between implementation complexity and system performance. For this reason
a current-mode stimulation is selected as a way to control the charge exchange between
the stimulator and the tissue. Therefore, the device should generate programmable current
waveforms [144, 105] with amplitude resolution of 10µA and a time resolution of 0.8µs. As
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Figure 3.12: Stimulation pattern.
previously discussed (Section 1.4.2 and Section 3.1), typical neural stimulation patterns are
biphasic current pulses, shown in Fig. 3.12, with programmable amplitude (A) in the range
10µA − 300µA, period (T) from 2.5ms to 1s and pulse width (W) from 50µs to 150µs and
therefore these parameters were selected as the target for our device. Biphasic pulses are
needed since it has been demonstrated that the charge accumulation at the tissue interface
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can produce severe damages to the cells [76]. To prevent these risks, bipolar active or passive
waveforms should be used, in this way the charge accumulated in the first phase is compen-
sated in the opposite phase. Any residual charge due to mismatch between the pulses must
be eliminated by connecting the terminals through a resistor or using other techniques such
as blocking capacitors [101]. As shown in Fig. 3.12, each pulse is therefore characterized
by 4 phases: cathodic, anodic, charge-cancellation and a final resting phase in which the
electrode terminal is disconnected from the stimulator. The pulse phases are independently
generated and can differ in duration if necessary. A complete integration of the stimulator
is required to reduce the encumbrance of the electronics and let the patient move freely,
without impeding connections to lab instrumentation. The electronics will be connected
by transcutaneous wirings to the implanted TIME electrodes as those used in [144]. Finally,
considering typical electrode-tissue impedance in the range of tens of kΩ (50kΩwas fixed as
maximumvalue) and the need to deliver currents in the order of hundreds of µA (maximum
300µA), the required high voltage was fixed to 17V . Moreover, in order to adapt the sys-
tem to a lower impedance of the electrode-tissue interface, the stimulation voltage should
be programmable starting from at least 4V that is slightly over the 3.3V power supply. The
specifications for the IC design are summarized in Table 3.2.
Simulationmethod current-mode
Pulse Amplitude (A) 10µA−300µA
PulseWidth (W) 50µs−150µs
Pulse Frequency (1/T ) 1Hz−400Hz
Stimulation voltage 4V −17V
Table 3.2: Stimulator specifications.
3.3 System architecture
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Figure 3.13: Block diagram of the stimulation system.
The architecture of the proposed neural stimulator is presented in Fig. 3.13. The device
embeds a programmable voltage booster that increases the stimulation voltage up to 17V
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starting from a 3.3V power supply. The generated high voltage is shared between 8 indepen-
dent stimulation channels. Each channel includes a low voltage pulse generator based on a
5−bi t current DAC followed by an output stage that converts the generated pulse from a low
into a high voltage current stimulus ready to be injected/sunk to/from the nerve.
The ICwas realized in a 0.35µmHVCMOSprocess fromAMS including both low voltage and
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Figure 3.14: Implemented stimulation architecture.
high voltage transistors able to support up to 50V . The stimulation circuits and the switch
configuration used to generate each phase have been represented in Fig. 3.14 overlapped to
the corresponding pulse phase. The stimulation is enabled by closing switches Sen ; when
also switch Sc is closed, the cathodic phase is started; closing Sa and opening Sc the anodic
current is delivered to the electrode. Switches Sen stay open in the last two phases: during
charge-cancellation Sd is closed to short the electrode terminals and, finally, when all the
switches are open the electrode is disconnected from the stimulator (resting state).
The anodic electrode in Fig. 3.14 is shared by all the 8 stimulation channels (the catodic
electrodes) and represents a reference electrode properly placed inside the nerve or in the
patient body. All the switches are driven by a digital controller hosted on an external board;
it handles the different pulse phases through a 16− bi t SPI interface clocked at 20MHz.
The SPI clock frequency sets the time resolution of the stimulus pattern at 0.8µs which is
the time required for a single write operation. Moreover, the digital module is responsible
for the setting of the stimulus parameters (amplitude, width and frequency) and the stim-
ulation voltage generated by the voltage booster. All the settings are stored into an on-chip
digital interfacewhich directly control the entire chip. The external digital unit will be imple-
mented on programmable logic (FPGA), that together with the recording IC digital interface
will be hosted on the robotic limb.
The work presented in this chapter is a part of the whole architecture design and concerns
only the development of the analog front-end with the high voltage generator and the eight
independent channels containing the stimuli generator and the output stage. In particular,
the high voltage generator is composed of two independent programmable voltage boosters
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each of which is responsible for the generation of the high voltage required during the stim-
ulus’s anodic or cathodic phase. As will be detailed in the following section, each booster
is implemented with a switched capacitors charge pump that accumulates the charge on
an off-chip 22nF capacitor. The accumulated charge is that used for generating the cur-
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rent stimulus and, therefore, injected into the nerve. In this way we assure that, in case
of system failure, no more than the charge stored in the capacitor can be delivered to the
tissue, protecting it from a permanent damage. Acting in this way, the main drawback is
that, during the charge delivering, the high voltage drop across the capacitor and thereby
the stimulation voltage decreases. This problem is solved by using separate boosters for the
two stimulation phases (anodic and cathodic). As depicted in Fig. 3.15, during the cathodic
phase the charge flows from the Cthodic booster to nerve and the Anodic booster recharges
the previously discharged accumulation capacitor. The same charge exchange but in op-
posite direction happens during the anodic phase. Finally, during charge cancellation and
resting phases, both boosters recover the delivered charge. Of course, in order to make this
mechanism working, the system has to be properly sized. In particular, in worst case con-
dition (maximum stimulation frequency), the booster should completely recover the deliv-
ered charge otherwise the desired stimulation voltage will be not reached at the time of the
next cathodic/anodic stimulation phase. The most critical parameters are the charge pump
switching-capacitor frequency, the number of stages of the boosting chain and the size of the
accumulation capacitor. The sizing of these parameters and the detailed booster implemen-
tation is discussed in the following section along with the description of all other modules
that compose the designed IC.
3.4 Transistor level circuitry design
The transistor level circuit was designed in a High Voltage (HV) CMOS 0.35µm process from
AMS (AustriaMicroSystems) characterized by a p-type substrate, 4 metal layers and 2 poly-
silicon layers. In addition, the selected technology supports:
• The standard 3.3V and 5V process including PMOS and NMOS transistors, CPOLY
(POLY1-POLY2) capacitors and RPOLY1/2 and RPOLYH(igh-resistive) sheet resistors.
• Isolated low voltage (3.3V and 5V ) transistors, NMOSI(solated) and PMOSI(solated),
created into a n-well.
• High voltage (50V ) transistors called NMOS50(T,M,H) and PMOS50(T,M,H). The last
letter of the name indicates whether the transistor has a thin (T), a medium (M) or
a thick (H) gate-oxide and the related maximum supported gate-source and source-
body voltages (VGS and VSB ) that are 3.6V for the NMOS50T, 5.5V for the NMOS50M
and 20V and 5.5V for the NMOS50H VGS and VSB respectively, whereas all transistors
support a maximum drain-source voltage (VDS) of 50V .
• Symmetrical high voltage (50V ) transistors, NMOS50HS and PMOS50HS that with re-
spect to the non-symmetrical ones supportVSB up to 50V .
• Isolated high voltage (50V ) transistors and in particular, since a p-type substrate is
used, only n-type isolated high voltage transistor, NMOSI50(T,M,H) are implemented
using a n-type well. This transistors with respect to the non-isolated ones have the
advantage to support body-substrate voltages (VB−substr ate ) up to 50V .
• Other components are also implemented such as the CPM (using the PLOY1-Metal1-
Metal2-Metal3 layers) and CWPM (using the DNTUB-PLOY1-Metal1-Metal2-Metal3
layers) sandwich capacitors and PNP and NPN bipolar transistors.
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These are only the main components and their correspondent main parameters extracted
from the technical datasheets of the selected technology process. Each components has its
specific features, advantages and disadvantages, therefore an accurate selection was made
before starting with the IC design. In particular, since the high voltage transistors occupy a
wider area and have wider parasitics than the low voltage ones, the strategy adopted in the
IC design was to minimize as much as possible the use of the HV transistors. Area, power
and patient-safety constraints are particularly compelling since the chip must be integrated
with the electrode and implanted in the patient stump, our main aim is then to find a good
compromise among these requirements.
3.4.1 Programmable high voltage generator
StimHV
vdda
n
el
0
1
2
3
Catho
age
n
3
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3
Figure 3.16: High voltage generator block diagram.
The complete high voltage generator scheme is depicted in Fig. 3.16. As introduced in
the previous section, it includes two independent voltage boosters for the cathodic and an-
odic stimulation phases that generate the stimulation voltage (StimHV ) starting from the
3.3V power supply (vdda). Moreover, two High Voltage SWitches (HV-SW ) controlled by the
CP_en (Cathodic Pulse enable) and AP_en (Anodic Pulse enable) active-low signals are in-
troduced to respectively connect the Cathodic Voltage Booster (CVB) or the Anodic Voltage
Booster (AVB) to the output depending on the stimulation phase. Each voltage booster is
controlled by the following signals:
• AVB_ en / CVB_ en: Anodic / Cathodic Voltage Booster enables. They are active-high
signals to turn on/off the boosters.
• AHV_ sel / CHV_ sel (Anodic/Cathodic High Voltage selection): Each of them is a 3−
bi t signals to set the desired stimulation voltage for the anodic and cathodic phase
respectively.
• Φ0,Φ1,Φ2,Φ3: These are four clock signals to control the switched-capacitors charge
pumps. Further details are given in the following.
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All control signals are generated by the external digital interface on the FPGA board as intro-
duced in Section 3.3.
In order to interrupt or close a high voltage path, the switch depicted in Fig. 3.17 was de-
MP2 gndaMP3
gnda
Figure 3.17: High Voltage SWitch (HV-SW) implementation with (a) dynamic or (b),(c) fixed
control of the switch-transistor’s body contact.
signed. It consists of a symmetrical HV transistor (MP1 orMP4 orMN1) that, depending on
the type of the HV path to be controlled (a HV ground or a HV source), can be either a PMOS
or aNMOS (NMOS50HS,PMOS50HS). In this case, bothHV switches are implementedwith a
4
Figure 3.18: Level shifter implementation.
p-type switch-transistor. Differently from the n-type transistors which body is connected to
the lower voltage in the circuit and thereby to ground (gnda), the p-type body contact has to
be connected to the higher voltage. In this specificmodule, the two high voltage switches are
connected in a critical path in which both voltages on the drain and on the source vary over
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the time. In fact, for example, the upper HV-SW in Fig. 3.16 is connected on one side to the
CVB which output increases to create the desired cathodic stimulation voltage whereas on
the other side the voltage can be either lower, in the cathodic phase, or higher, in the anodic
phase. For this reason, other two PMOS50HS transistors are added to create a dynamic body
contact connection. These are the transistorsMP2 andMP3 in Fig. 3.17 which function is to
constantly keep theMP1 body contact to the higher voltage between those atMP1 drain and
source. The dimensions of the transistors are reported in Table 3.3a and vary from a PMOS to
a NMOS due to their different carriers mobility. In this case the only requirement is to have
transistors wide enough to carry the required current. Since the have a thick gate-oxide and
due to high voltage connected to their source and drain, a high voltage signal is required for
controlling their gate. However, the piloting signals are generated in a low voltage domain
since, as explained in Section 3.3, the low voltage transistors allow to save area and have
small parasitics. For this reason, a level shifter was implemented to convert the gate piloting
signal from a low voltage into a high voltage domain. Fig. 3.18 shows the level shifter imple-
mentation and Table 3.3b contains its transistors’ size. The designed level shifter generates
two high voltage signals: the SW_ EN that is the equivalent of the low voltage input sw_ en
signal and the nSW_ EN that has opposed phases. The high voltage generator specifications
MOS size WL
[
µm
µm
]
MP1, MP4 2002.8
MP2, MP3 1002.8
MN1 2004
(a)HV-SW ’s MOSs parameters.
MOS type size WL
[
µm
µm
]
M1,M2 NMOSI50T 200.5
M3,M4 PMOS50H 201.4
M5,M6 NMOSI,PMOSI 100.5
(b) Level Shifter’s MOSs parameters.
Table 3.3: Transistors size of the (a) high voltage switch and of the (b) level shifter.
require a programmable output voltage in the range 4V −17V with step of 2V . As explained
in Section 3.2, the voltage range has been determined in order to be able to inject a maxi-
mum current of 300µA into the nerve even in case of high electrode-tissue impedance up to
50kΩ. The same implementation diagram depicted in Fig. 3.19 was used for both Cathodic
and Anodic Voltage Boosters. The voltage booster is comprehensive of a charge pump and
a voltage regulator. The former is the core module that generates the required voltage level
programmed through the 3−bi t signal (HV_ sel). It is based on a Dickson charge pump cir-
cuit [47] in which each cell contains aMOSFET-based diode and a charge-transfer capacitor.
The specifications for the voltage booster were calculated trying to minimize the chip area
and to reduce the boosting time. In order to reach the target output voltage of 17V and to
minimize the area, 9 stages are required as computed in Eq. 3.3 [133].
N = 2×
(
Vout
Vdd
−1
)
(3.3)
Moreover, considering that in the worst case, which is stimulating at the maximum fre-
quency (400Hz and thereby T = 1/ f = 2.5ms) with the maximum pulse width (150µs), only
2.35ms are available to recover the charge between two subsequent pulses, one more stage
was added to reduce the recovery time. The whole boosting chain is depicted in Fig. 3.20
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Figure 3.19: Voltage booster implementation.
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Figure 3.20: Block diagram of the implemented charge pump.
whereas Fig. 3.21 shows two cells of the charge pump connected together. The diodes are
implemented with symmetrical HV p-type transistors (PMOS50HS) [207]: M1 is the transis-
tor responsible of the charge transfer,M2 andM3 implement the dynamic connection of the
M1’s body contact to themaximumvoltage between those atM1’s drain and source. M4 with
the Cg capacitor guarantees that the Vgs of M1 does not exceed the 3.3V power supply so
that the transistor M1 can be turned on/off by means of a low voltage φi signal. The gate
of M4 is controlled by the clock signal φ2, for the first cell and, for all the other stages, by
the clock at the M1 gate of the previous stage. These connections allow to open M1 diode
connection during the charge phase and to connect it in diode-mode during charge trans-
fer to the subsequent cell. The operating principle of the boosting chain is the turnover of
two different phases by means of four 2.5MHz clocks (φ0,φ1,φ2,φ3) depicted in the inset
in Fig. 3.21. Clock frequency was chosen for compatibility with the requirements of the
recording chip (Chapter 2) driven by the same signal that completes the bi-directional inter-
face. Clocks φ0 and φ1 drive to the odd cells while φ2 and φ3 control the even cells. In Fig.
3.21 the circuit of the first two Booster’s cells is shown in details: during phase 1, φ0 = 0V
and φ1 = 0V the transistor M1a is on and current flows from Vin charging Cta . In phase 2,
φ0 = 3.3V ,M1a turns off, isolatingCta from Vin and φ1 = 3.3V forces theCta charge to move
throughM1b on Ctb , this is allowed by the clocks φ2 and φ3 in cell b that are both low. The
charge transfer described for the first cells is replicated for all cells. Continuously switching
the two phases, small amounts of charge are transferred from one stage to the next one until
when the charge reaches the final accumulation capacitor (Cacc ). Its dimension has been
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Figure 3.21: Schematic diagram of the charge pump cells.
chosen considering the maximum stimulation current of 300µA and the maximum pulse
width of 150µs, in this case, the maximum amount of charge to be delivered to the nerve
is 45nC for each pulse side (positive and negative). As a consequence and for a given elec-
trode impedance of 50kΩ the booster needs to charge an accumulation capacitorCacc of, at
least, 20nF . Due to its huge capacitance, it requires a too wide area to be integrated in the IC
and, therefore, we opted for an off-chip capacitor. Among commercially available compo-
nents with small package, a 22nF capacitor was selected. The transfer capacitance has been
chosen minimizing the area, according to [133], the optimum value is calculated as Eq. 3.4
that results in aCt = 62pF , we tuned this value simulating the circuit and obtained the same
boosting rate using aCt = 50pF .
Ct =N ×
ILT
[(N +1) ·Vdd −Vout ]
(3.4)
The size of the diode-transistorM1, has been chosen considering the charge delivered dur-
MOS type size WL
[
µm
µm
]
M1 PMOS50HS
300
2.8
M2, M3 PMOS50HS
100
2.8
M4 PMOS50HS
35
2.8
(a) Voltage booster’s MOSs parameters.
MOS type value
Cg CWPM 9.5pF
Ct CWPM 50pF
Cacc off-chip 22nF
(b) Voltage booster’s capacitors value.
Table 3.4: Selected (a) transistors and (b) capacitors parameters of the voltage booster.
ing each stimulation pulse and the minimum time between two subsequent pulses. As al-
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readymentioned,within a stimulation pulse, themaximumcharge delivered to the electrode
is 45nC for each phase (with current amplitude of 300µA and duration of 150µs). Since the
maximumwork frequency is 400Hz (T = 2.5ms), in the worst case, the charge transferred to
the nervemust be recovered in 2.35ms. During this time, with the booster clock frequency of
2.5MHz, 5875 clock cycles occur, therefore 7.6pF/cycle are transferred to recover the con-
sumed charge (45nC ). This corresponds to a current of 76µA (since Ton = 100ns). Consider-
ing the technologyparameters, to achieve such current aW /L = 25 has been calculated. This
is valid for a single channel stimulation, to allow the parallel simulation of at least 4 chan-
nels a W /L = 100 was used. Since for the HV transistors Lmin = 2.8µm a W = 300µm was
chosen. The chosen parameters for all charge pump’s components are collected in Table 3.4.
The voltage booster is regulated by means of a voltage regulator that compares the booster
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Figure 3.22: Schematic diagram of the 3−bi t
DAC.
HV_ sel Therm_ sel Target
<2:0> <7:0> voltage [V]
000 1000 1111 3
001 0100 1111 5
010 0010 1111 7
011 0001 1111 9
100 0000 0111 11
101 0000 1011 13
110 0000 1101 15
111 0000 1110 17
Table 3.5: 3− bi t DAC: target voltage
coding.
name type size
nmos NMOSI WL =
0.5µm
0.35µm
pmos PMOSI WL =
1µm
0.35µm
R RPOLYH 300kΩ
Table 3.6: Parameters of the DAC’s
components.
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output with a target voltage generated by a 3−bi t DAC according to the first and the third
columns of Table 3.5. The converter is based on a resistive divider network (Fig. 3.22) con-
trolled by an 8−bi t thermometric code generated by the IC digital interface starting from
the 3−bi t input selection code (HV_ sel) (according to the first two columns of Table 3.5).
The transistors, whose gate is directly piloted by the input code, act as switches and are de-
signed with a minimum dimension whereas the resistor’s value was chosen as a trade-off
between power consumption and area occupation; the adopted values are collected in Table
3.6. Moreover, since there are no special constrains for the output voltage buffer, a standard
component (Analog_ Buff_ HV ) from the technology process libraries was selected. In order
to save area, the regulation circuitry was completely designed with low voltage transistors
and, as a consequence, the booster high voltage output is scaled into a low voltage range
between 0V and 3.3V before being compared. The conversion is based on a simple resis-
tive divider (R1,R2) as depicted in Fig. 3.23. The resistors’ value (Tab. 3.7) are determined in
order to limit at 5µA the current derived from the high voltage path and thereby from the ac-
cumulation capacitorCacc . As for the voltage buffer, also the comparator (Comparator_ HV )
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Figure 3.23: Schematic diagram of the voltage
comparator.
name type size
R1 RPOLYH 3MΩ
R2 RPOLYH 500kΩ
R3 RPOLYH 6.67kΩ
R4 RPOLYH 400kΩ
Table 3.7: Voltage comparator and
voltage divider resistors’ value.
was selected from the process libraries. The comparison result (Cmp_ out) is a signal that
indicates whether the charge pump has reached (0V ) or not (3.3V ) the programmed value
and it is supplied to the Booster enablemodule along with the "master" enable (CVB_ en and
AVB_ en for the cathodic and anodic voltage booster respectively) generated by the external
control unit on the FPGA board. The Booster enable uses themaster enable as a high priority
signal. In fact, if the master enable is low (0V ) the booster is disabled setting the four clock
signals to 3.3V , regardless the voltage comparator output. On the contrary, when themaster
enable is high (3.3V ), the booster is (de)activated according to the Cmp_ out signal. This
strategy is implemented with the diagram depicted in Fig. 3.24 using one NAND and four
OR logic ports. The NAND port compares the master enable with the Cmp_ out generating
the final active-low enable signal (CP_en - Charge Pump enable) according to Table 3.8a.
This signal is then supplied to each OR port to effectively (de)activate the charge pump by
(pulling up) forwarding the clock signal (Table 3.8b).
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Figure 3.24: Booster enable logic network and logic ports’ implementation.
VB_ en Cmp_ out CP_ en
0 x 1
1 0 1
1 1 0
(a) CP_ en generation (NAND port).
CP_en Φi_in Φi_out
0 0 0
0 1 1
1 x 1
(b) Booster clock enabling (OR port).
Table 3.8: Booster enable logic tables.
3.4.2 Stimulator: 5−bi t current DAC
Thismodule generates the stimulation current pattern in a low voltage domainon the base of
the selection bit programmed by an off-chip controller. The stimulator is based on a 5−bi t
M1
I1
Output Node
Output Current
M2
M3
M4
Vcasc
b1
vdda
Vbias
M5
I31
M6
M7
M8
Vcasc
b31
Vbias
Current branch
enable
Current branch
1st Stimulator Branch
31th Stimulator Branch
Low-Voltage
31 branches
vdda vdda
vdda
Figure 3.25: Schematic diagram of the stimu-
lation current generator.
name type size WL
[
µm
µm
]
M1,M5 PMOSI
1.5
0.35
M3,M7 PMOSI
5
1.2
M4,M8 PMOSI
5
0.7
M2,M6 NMOSI
0.5
0.35
Table 3.9: Stimulation current genera-
tor transistors’ size.
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current DAC that can generate currents in a range from 10µA up to 310µA with a resolution
of 10µA. The stimulator diagram is depicted in Fig. 3.25. The base current is generated by
a common bias circuit and mirrored into 31 equal branches (thermometric code) switching
the gate voltage of the enabler pmos transistor (M4 and M8 in Fig. 3.25) from vdda to Vcasc.
Both voltages, Vbias and Vcasc, are generated by the on-chip bias circuit.
3.4.3 Output stage
The output stage converts the stimulation current from a low into a high voltage domain us-
ing the high voltage generated by the boosters. It is implemented as a current mirror that
copies the low voltage current from the stimulator in a branch with high voltage transistors
connected between the high voltage (vddH) and gnda as depicted in Fig. 3.26. In particular,
a cascode architecture was adopted in order to increase its output impedance. The transis-
tors’ size whose fixed considering the maximum stimulation current (310µA) and reducing,
where possible, the current flow from vddH to gnda. For this reason, the transistors fromM3
toM6 are smaller than those that deliver the charge to the electrode. The dimensions of the
implemented transistors are collected in Table 3.10. The voltage VcascH used to polarize the
HVNMOS transistor is generated by the on-chip commonbias circuit. Thismodule includes
also the high voltage switches to implement Sc, Sa and Sd from Fig. 3.14 whose functionali-
ties are described in Section 3.3. The high voltage switches are implemented as described in
Section 3.4.1 with the architecture depicted in Fig. 3.17.
M1
V
gnda
vddH
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M5
M7
M8
High-Voltage
Current M10
M11
Low-Voltage
Current
M9
Figure 3.26: Schematic diagram of the output
stage.
name type size WL
[
µm
µm
]
M1,M2 NMOSI50H
1600
0.5
M3,M4 NMOSI50H
80
0.5
M5,M6 PMOS50H
80
1.4
M7,M8 PMOS50H
1600
1.4
M9 PMOS50H
20
1.4
M10,M11 NMOSI50H
1600
0.5
Table 3.10: Output stage transistors’
size.
3.4.4 Digital interface
A minimal digital interface to coordinate the different IC’s analog blocks was designed for
the stimulation chip too. It is characterized by a bank of seven registers, each one of 12 bit
as depicted in Fig. 3.27. With the exception of register 0, that is a read-only register, all
the others can be either read or written. The communication between the custom designed
IC and its external hardware controller is based on a custom 20MHz SPI (Serial Peripheral
Interface) link with four communication lines:
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• Serial Clock (SCK): It is a synchronization clock generated by the external digital con-
troller;
• Master Output Slave Input (MOSI): A data line from the master (external digital con-
troller) to the slave (custom designed IC);
• Master Input Slave Output (MISO): A data line from the slave to the master;
• not Chip Select (nCS): This signal enables (active low) the communication between
themaster and the selected (usually more slave devices can be connected to the same
SPI bus) salve.
0
1
2
5
01251011
ACP_enCCP_enACmp_outCCmp_out
CHV_selAHV_selAVB_enCVB_en
pulse_opcodepulse_config
stim_current_0
stim_current_2
stim_current_4
stim_current_6
stim_current_1
stim_current_3
stim_current_5
stim_current_7
selected_electrodes
Figure 3.27: Registers of the stimulation IC digital interface.
• Register 0: it is a read only register used to store and read same signals for testing
purpose. The stored signals are:
– ACP_ en, CCP_ en: (Anodic Charge Pump enable, Cathodic Charge Pump en-
able) a low level on these signals indicates that the anodic and cathodic boosters
are active, respectively. They are the output of the NAND ports contained in the
Booster enablemodules (Fig. 3.24).
– ACmp_ out, CCmp_ out: (Anodic Compare output, Cathodic Compare output)
they are the output signals of the anodic and cathodic voltage comparators (Fig.
3.23), respectively. The signals assume a low level (0V ) when the relative booster
output voltage reaches the programmed value.
• Register 1: it is a read/write registers inwhich the voltage booster enable signals (CVB_
en and AVB_ en) and the desired output voltage selection codes (CHV_ sel and AHV_
sel), according to Table 3.5, for the cathodic and anodic boosters are stored. The enable
signal is active-high, thus a high value indicates that the booster must be activated.
This is the high priority booster enable generated by the external digital controller on
the FPGA board.
• Register 2: it contains information related to the stimulation type and to the actual
stimulation phase.
– pulse_ config: If zero, it indicates that the stimulation is between an electrode
active site and the reference electrode, otherwise it is between two normal active
sites inside the nerve.
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– pulse_ opcode: It is a 2−bi t code that indicates the actual stimulationphase (00 -
resting phase, 01 - cathodic phase, 10 - anodic phase and 11 - charge cancellation
phase) and it is used by the digital interface to (de)activate the switches Sa , Sc
and Sd (from Fig. 3.14) according to what explained in Section 3.3.
– selected_ electrodes: it is a 8−bi t field used to specify which electrodes among
the eight available have to be stimulated. Each bit refers to a specific electrode. If
the bit is zero, the correspondent electrode is excluded from the stimulation.
• Register 3 to 6: These registers are used to store the stimulation pulse amplitude for
each of the eight stimulation channel. The amplitude value is fixed by a 5−bi t binary
code (stim_ current_ i) and ranges from 10µA (00001) to 310µA (11111) with step of
10µA.
The custom IC digital interface was modelled and verified using Verilog Hardware Descrip-
tion Language (HDL). The system descriptionwas firstmade at Register Transfer Level (RTL)
in terms of registers (flip-flops or latches) and later converted into a gate level description
using the Encounter automatic synthesis tool by Cadence. Finally, the synthesized circuit
was directly imported in Virtuoso Schematic Editor in which the logic ports were mapped
on the digital ports from the Standard Cell library of the selected technology process.
3.5 Chip Layout
Table 3.11 summarizes the transistor level simulation results of the achieved system. The
final step toward the IC manufacturing is the layout drawing. It was developed following
the same "good-layout" rules presented in Section 2.5 and, of course, using the new design
rules imposed by the different technology process. The adopted 0.35µm50VCMOSH35B4
Stimulation IC characteristics
Stim. pulse amplitude 10µA−310µA
Stim. pulse frequency 1Hz−400Hz
Stim. pulse width 50µs−150µs
Stim. voltage 4.5V −17V
Max electrode-tissue impedance 50kΩ
Table 3.11: IC stimulationmodule: main parameters summary after transistor level simula-
tion.
process fromAustria-Micro-System (AMS) is characterized by aminimum transistor channel
length of 0.35µm, a Si substrate of type p, 4-metal layers and a maximum operating voltage
of 50V (further details on the selected technology process are in [180]). Since, as described
in Section 3.4, it supports both low and high voltage transistors, special attention is required
when both components are integrated in the same silicon die. In this case, it is suggested (in
[180]) not to mix low and high voltage MOSs but to place them in well separate islands by
using special voltage barriers.
The same tools presented in Section 2.5 were used to draw the layout of the stimulation
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Figure 3.28: Complete outline of the designed stimulation chip.
chip starting from the IC floorplan depicted in Fig. 3.28. The layout of all modules was
manually drawn with the tool Virtuoso Layout Editor by Cadence with the exception of the
IC pads, the voltage buffers (Fig. 3.22), the voltage comparators (Fig. 3.23), whose layout
already exist in the technology process libraries, and the digital interface whose layout was
automatically generated with the Encounter Digital Implementation (EDI) tool by Cadence.
Starting with the single stimulation channel, the 5−bi t current DAC (Section 3.4.2) layout
was the first to be drawn. Fig. 3.29 shows the zoom on a single stimulator branch in which
M3
M1 M2
Figure 3.29: A single stimulator branch lyout.
the correspondent transistors to the schematic of Fig. 3.25 are highlighted. In particular,M3
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was realized as a parallel of four smaller transistors in order to increase its matching with
the transistor that generates the Vbias in the IC biasing module. The component matching
HBDEwFGJKLM
O
QLRLS MKFTGers
Output stage
UDWFG JXrrLYG Z[\
Figure 3.30: Single stimulation channel layout.
Figure 3.31: Two stimulation channels block.
rules were applied also for designing the layout of the high voltage current mirror of the
output stage. The matched NMOSs and PMOSs were implemented as a multiple of unit
transistors positioned with the same orientation and connected following the interdigitated
schema. The layout of all remainingmoduleswas designed following the samemethodology.
Fig. 3.30 depicts the layout of a single stimulation channel in which the white box encloses
the entire stimulation current generator, the green box contains the output stage and the
light-blue rectangle contains the high voltage switches (Sa , Sc and Sd ). The shape of the
single channel layout is due to the fact that by rotating of 180◦ another channel, is possible to
perfectly match two channels creating a compact rectangular block as depicted in Fig. 3.31.
The voltage regulator layout is depicted in Fig. 3.32where itsmain blocks are highlighted: the
analog voltage buffer, the voltage comparator, the high voltage divider and the 3−bi t DAC to
generate the reference voltage. In Fig. 3.33, where the complete booster layout is depicted, it
is possible to notice asmost of the designed IC area is occupied by theCg andCt capacitors of
the charge pump. By duplicating this block and adding the 8 stimulationchannels (Fig. 3.30)
with the polarization circuit, the whole analog IC layout is obtained. Finally, Fig. 3.34 shows
the complete designed IC layout where the digital interface and the PADs are connected to
the analog block. The silicon die has a total area of 18mm2 (3.4mm×5.3mm), with 23 pins
that, from the top, have the following functions:
• SCK, MOSI, nCS, MISO: these are the four pads of the SPI communication port.
• vdd, gnd: digital voltage supply (3.3V ).
• VDDA, GNDA: analog power supply (3.3V ).
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Figure 3.32: Booster’s voltage regulator layout.
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Figure 3.33: Voltage booster layout.
• VSUB: the substrate voltage (0V ).
• vddHC, vddHA: cathodic and anodic high voltage pins to connect the 22nF off-chip
capacitors to the correspondent charge pump output.
• OutBstC, OutBstA: test pads to measure the voltage before the HV-SW.
• vddH: test pad to measure the voltage after the HV-SW.
• elref: connection for the stimulation reference electrode.
• From el7 to el0: these are the 8 output electrodes to be stimulated.
The silicon die (Fig. 3.35) was placed into a 84 pins package as depicted in Fig. 3.36.
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Figure 3.34: Complete layout of the designed 8-channels high voltage neural stimulator.
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Figure 3.35: Designed silicon die.
Figure 3.36: Designed IC into a 84 pins
standard package.
3.6 Experimental results
In this Section, after a short presentation of the experimental set-up, the results of the IC ex-
perimental tests are shown: first the results obtained by means of laboratorymeasurements
are discussed, then those achieved with the in-vivo tests.
3.6.1 Experimental setup
The developed IC is not a stand alone device and requires an additional frame to be hosted,
configured and tested. Moreover, a digital system controller to manage the communication
between the IC hosting frame and a PC is necessary. As a consequence, the Control System,
depicted in Fig. 3.37, was developed. It is divided into two main parts: a custom designed
Printed Circuit Board (PCB) and a digital system controller. The PCB is discussed in this sec-
tion since the digital system was developed by another PhD student, named Nicola Carta.
The left part of the Control System contains the functional blocks thatmust be implemented
Custom designed PCB
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_
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Figure 3.37: Architecture of the experimental setup.
in the PCB. The system core is composed by the two custom designed ICs: one for record-
ing, described in Chapter 2, and the other for stimulation, presented in this chapter. The
two chips have separate power supplies for the analog blocks and the digital interfaces. The
digital power supply is derived from the digital control system boardwhereas the analog one
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is provided by two independent voltage regulators embedded in the custom PCB. The Vref
generation DAC block provides the voltage references needed for the chip proper working.
Since the recording IC was previously tested, all modules for testing purposes are removed
from the PCB and therefore the recording input signals can come from the neural electrodes
only.
The right part shows the digital system controller which is an extension of the previously
presented module in Section 2.6.1. In particular, some functionalities to control the stimu-
lation chip were added and a wider FPGA board was selected. The whole digital system is
implemented on a prototyping board (Xilinx Atlys Spartan-6 LX45) which main tasks are the
implementation of the digital decimator band pass filter for the Σ∆ converter, the control
of the peripherals hosted in the PCB, and the communication management with the PC by
means of an Ethernet link. The on-boardMicroBlaze processor has been used and, for each
device hosted in the PCB, a custom controller has been developed. It is also possible to use
a DDR memory available in the Xilinx Atlys Spartan-6 LX45 in order to store temporary the
data before being transmitted to the PC via Ethernet. Fig. 3.38 shows a picture of the two
boards.
Figure 3.38: The control system.
In order to reduce the prototypedimensions a dual-face PCBwas created and only essen-
tial components had been placed on it. As depicted in Figure 4 the PCB top face (a) hosts the
stimulation chip and the bottom plate (b) hosts the recording chip. In addiction the board
contains two 3.3V voltage regulators to generate the ICs’ analog power supply, a voltageDAC
to generate recording chip reference voltages and electrode and test connectors. Then a
male VHDCI connector was placed on the left side of the PCB to directly connect the fron-
tend to the FPGA (Figure 5, left) and a female VHDCI connector is hosted on the right side
to connect the PCB via-cable to the FPGA (Figure 5, right). The via-cable interconnection is
useful during in-vivo experiments to place the anolog frontend as far as possible closed to
the test animal and so far from the noisy lab equipments.
Custom designed PCB
The board has been designed using the software Cadence-Orcad Capture for the schematic
(Fig. 3.39) and PCB Editor for the layout (Fig. 3.40). In order to reduce the prototype size, a
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dual-face PCBwas created and only the essential components had been placed on it. Special
care has been put on the layout, trying to minimizing the connections and keeping as sym-
metrical as possible the tracks carrying the most critical analog paths. Two different power
supply were provided for the analog and the digital parts, in order to isolate the weak analog
signals coming from the electrodes from the noise derived from the digital electrical grid.
Wide ground planes have also been used as well as large tracks for ground and power supply
paths. As depicted Fig. 3.41 the PCB top side (a) hosts the stimulation chip whereas the
Figure 3.39: PCB schematic inOrCAD-Capture environment.
(a) Top side (b) Bottom side
Figure 3.40: PCB layout inOrCAD-PCB Editor environment.
bottom (b) hosts the recording chip. In particular, the board contains:
• A: A 84 pin socket hosting the stimulation chip.
• B: A male VHDCI connector for the direct PCB connection to the FPGA board. All
control signals exchanged between the two modules (the custom PCB and the digital
system controller) transit through this link.
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• C: A male VHDCI connector for the via-cable connection to the FPGA board. This
additional link is useful during in-vivo experiments to place the anolog frontend as
close as possible to the test animal and, therefore, far from the noisy lab equipments.
• D: An 8 pin connector for connecting the stimulation electrode.
• E: An 8 pin connector for testing purpose.
• F: The two off-chip accumulation capacitors of the stimulation chip’s charge pumps.
• G: A 3.3V voltage regulator (max1792) for the stimulation chip’s analog power supply
generation, (the digital one is generated in the Xilinx Atlys Spartan-6 LX45 board).
• H: Two 8 pin connectors for connecting the neural recording electrodes.
• I: A 84 pin socket hosting the recording chip.
• J: A 3.3V voltage regulator (max1792) for the recording chip’s analog power supply gen-
eration, (the digital one is generated in the Xilinx Atlys Spartan-6 LX45 board).
• K: A DAC (LTC2604) for the reference voltage generation, three reference voltage are
needed to provide the necessary voltages to the chip: 1.65V (Vref), 0.65V (VrefN) and
2.65V (VrefP). The last two are needed for the proper working of the sigma delta mod-
ulator.
The whole designed bidirectional interface is depicted if Fig. 3.42.
Figure 3.41: PCBmodules.
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Figure 3.42: The complete developed prototype: bidirectional neural interface with both
high and low voltage stimulationmodule and a recording unit.
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3.6.2 Laboratory measurement results
Figure 3.43: Measurement setup.
The first tests of the chip were aimed to verify its proper functioning from an electrical
point of view. Themeasured power consumption of the whole developed prototype, includ-
ing the voltage regulators, the voltage reference DAC and the two developed ICs (turning off
the two voltage boosters), is 51.25mW . After this preliminary test, more accurate measure-
mentswere performed to better characterized the different parts of the high voltage stimula-
tor using theMSO6054Aoscilloscope from Agilent technologies as shown in Fig. 3.43. To start
with, both boosters were completely characterized in terms of high voltage programmability
and boosting time. As depicted in Fig. 3.44, they can effectively generate an output voltage
in the range 4.69−17V with steps of about 2V , showing a boosting time of 9ms to reach the
maximum voltage level (Table 3.12). Then, each stimulation channel was tested generating
Output Voltage [V] Boosting time [ms]
4.65 1.80
6.78 2.68
8.92 3.23
11.15 4.94
12.91 5.66
15.03 7.78
17.03 10.08
Table 3.12: Boosting time of the designed high voltage generator.
and delivering different current patterns to resistors with different values chosen to emulate
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Figure 3.44: Booster programmable output voltage.
the electrode impedance. Fig. 3.46a refers to the injection of current pulses with an increas-
ing amplitude into a 33kΩ resistor and shows a stimulation current programmability from
about 10µA to 310µA with steps of 10µA, as expected. Moreover, a 400Hz pulse train with
152µs cathodic and anodic phase duration (worst conditions) was delivered to a 33kΩ re-
sistor. The complete pulse train with the Cacc discharge in correspondence of each cathodic
(lower plot) and anodic (upper plot) phase is depicted in Fig. 3.46b. The same test was per-
formed changing the electrode resistance to characterized the stimulator behaviour with an
increasing load. A current saturation phenomena is encountered in the experimental result
depicted in Fig. 3.45 in which a 400Hz train pulse with a phase width of 152µs is delivered
to a 67kΩ resistor with an increasing amplitude. In fact, it is possible to notice as the two
curves at 220µA and 230µA are totally overlappedmeaning that nomore than 220µA can be
deliveredwith this electrode impedance. If the resistance is further increased, the saturation
phenomena occurs at a lower current value as shown in Fig. 3.47. In this case, a 400Hz pulse
train with a pulse width of 56µs was delivered.
Figure 3.45: Current saturation phenomena with a 67kΩ electrode resistance.
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(a) Increasing stimulation current
(b) A 400Hz pulse train
Figure 3.46: Current stimulus delivered to a 33kΩ resistor with 152µs anodic and cathodic
phases: (a) current programmability range and (b) a 400Hz pulse train (central plot) with
the correspondent booster discharges (top and bottom curves).
Figure 3.47: Current saturation phenomena with a 120kΩ electrode resistance.
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3.6.3 In-vivo experiment results
The in-vivomeasurements have beenperformedon sedated rats at theUniversitat Autonoma
de Barcelona (Spain). An eight-channels TIME (Transverse Intra-fascicular Multi-channel
Electrode) [23] was chronically implanted in the sciatic nerve of the animal. All processes
were performed using a protocol approved by the local Ethical Committee. The tests were
performed after a month from the electrode implantation, therefore the results should be
considered highly representative of what can be obtained in a long-term implant, when the
electrode-tissue interface is already degraded. In Fig. 3.48 two pictures of the experimental
set-up with the chip connected to the neural electrode chronically implanted in the rat is
shown. Moreover, two different needles were placed in the tibial (TA) and plantar (PL) mus-
(a) Bidirectional neural interface via-cable connected to the digital sys-
tem controller.
(b) A 400Hz pulse train
Figure 3.48: In-vivo stimualtion setup.
cles to record the electromyographic response to the neural stimulation. The stimulation
was generated with the chip while the muscle reaction was being recorded with commercial
laboratory equipment. The nerve was subjected to electrical stimulation in each channel
as depicted in Fig. 3.49, where the electrode 0 is the reference electrode and the electrodes
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1− 8 are the active stimulating sites. Train current pulses with a width of 50µs, a period
 
Figure 3.49: Electrode position in the nerve.
Figure 3.50: In-vivo stimulation results: electromyographic activity recorded in the tibial and
in the plantarmuscle in response to neural current stimulation.
of 1s and graded amplitudes in the range 10µA ÷ 300µA were injected the nerve. The re-
sults, presented in Fig. 3.50, show the reaction in the PL (upper plot) and in the TA muscles
(lower plot): for all channels a graded muscular reaction was recorded coherently with the
stimulus injected. It is relevant to note that the upper channels of Fig.3.49 (channels 1-2-
8 ) evoke a major reaction in the tibial muscle while the lower ones (channels 3-4-5-6) are
more devoted to stimulate the plantar muscle, while only the 7th channel seems to be able
to stimulate bothmuscles. This is a clear proof of the excellent stimulator selectivity that can
elicit different neural fascicles with different active sites within the same electrode. This is
even clearer looking at Fig. 3.52a where the Selectivity Index (SI) [190] for each channel is
reported. It has been calculated as:
SIi =
µi∑m
j=1µ j
(3.5)
where m is the number of muscles involved in the experiment and µi is the percentage
of recruitment of muscle i , calculated as the normalized value of the Compound Muscular
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Action Potential (CMAP) [143]. The results confirm that channels 3-4-5-6 are dedicated to
PL stimulationand, in particular, channel 4 is almost completely devoted to stimulate the PL
while channels 1-2 and 8 are able to selectively elicit the TAmuscle. The SI calculation helps
also for channel 7 classification, even though in Fig. 3.50 it seems to induce a good reaction
also in TAmuscle, the correspondent SI is lower than 50%and channel 7 should be, therefore,
classified as addicted to stimulate mainly the PL muscle. The capability of increasing the
fibres elicitation using more channels contemporary has also been verified. In Fig. 3.52b,
the percentage of fibres recruited versus the channels involved in stimulation is presented.
In the inset of Fig. 3.52b, the channels involved in seven different trials are indicated. In
all experiments a biphasic pulse waveform with a 50µs pulse width and an amplitude of
100µA was used. It can be observed that increasing the number of stimulating channels,
the CMAP increases and, when almost all channels have been activated, saturates. It can
also be noticed that different channels cause different increase rates in the CMAP response,
this is a further confirmation of the stimulator selectivity. The introduction of channel 5, for
instance, generates the higher step for the PL muscles but it does not affect in a significant
way the TAmuscular fibres. On the contrary, channel 2 has a deep impact on TAmuscle but
it does not cause any reaction on PL. Finally, the fibres recruitment in response to the pulse
amplitude was evaluated. A graded stimulation with biphasic pulse amplitude in the range
10− 300µA was used to stimulate channel 1, for TL muscle and channel 3 for PL muscle.
The results, presented in Fig. 3.52c, show the progressive recruitment of all the muscular
fibres for the PL (blue curve) and for the TA (pink curve) muscle, the plateau of the CMAP
amplitude occurs, for both muscles, at 200µA. In particular, Fig. 3.51 shows the increasing
recorded response from the rat TL muscle.
Figure 3.51: In-vivo test: tibial EMG response obtained by increasing the stimulation current
of a single TIME active site.
3.7 Results discussion
Theproposed stimulation chip candeliver relatively high currents to impedances up to 50kΩ
which is a considerably higher value than that achieved with other approaches. The elec-
trode contact impedance is a crucial aspect in peripheral neural stimulation, considering
that it increases during the implant lifetime due to electro-chemical reactions at the tissue
interface. Even a few days/weeks after the implant the impedance can grow up to tens of
kΩ[144], thus silencing the active site. In order to keep most of the electrodes alive, the
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Figure 3.52: Stimulator performances.
supply voltage should be increased properly. This was the main aim of the proposed work
and it was achieved thanks to the high voltage generator that provides voltages up to 17V in
a boosting time of 9ms. The programmable voltage regulator allows to increase the desired
supply voltage following the degradationof the contact and preventing saturationof the out-
put current. The drawback of such approach is the higher power consumptionmainly due to
the large number of stages in the Dickson charge pump. Power consumption was measured
in different working conditions: the static power is 5mW , while the total power (static and
dynamic), measured during a biphasic pulse stimulation of 300µA in amplitude and a dura-
tion of 150µs, is 29mW . More than 50% of such power is lost in the transfer capacitors Ct ,
because of the large number of stages. Moreover, a large amount of power is dissipated be-
cause the chosen HV-CMOS process has large parasitic capacitances: around 30% of power
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is dissipated by the bottom-plate parasitics of transfer capacitors. The achieved power effi-
ciency is slightly lower than 10% which is the theoretical efficiency limit of a charge pump 
with 10 stages realized in a process with bottom-plate capacitors equal to 14% of the main 
capacitor, as calculated in [74]. Anyhow, power efficiency was not the main concern of the
current implementation, which is aimed at experimental sessions with human volunteers 
lasting no more than 6-8 hours. Therefore, the design was not optimized in terms of power 
consumption, but rather in terms of delivered current, boosted voltage, area and recovery
time. Nevertheless, even with present power consumption levels the device could be contin- 
uously operated for more than 70 hours with commercially available rechargeable batteries
with a capacity in the order of 650m Ah.
Chapter 4
Implantable package
Since the designedneural interfacehas to be implanted in the humanbody, a hermetic pack-
age to host the whole system is required. After an introduction on the state of the art of im-
plantable packages, the specific requirements of the developed electronic encapsulation are
discussed. As described in Section 4.4.2, a first 3D model of the container was created in
order to better define and investigated the proposed solution before its realization. Finally,
in the last part of the chapter, the entire package fabrication process is described along with
some electrical test results to prove the system assembly.
4.1 State of the art
The package of an implantable system plays a fundamental role in protecting the host body
and the implant device from harm. As fully discussed in Section 1.4.3, in order to protect the
host body, there are a few important requirements and challenges:
• The implant should not have any toxic material and is sterilized;
• The surface of the implant should be biocompatible so that the implantwill not irritate
surrounding tissues;
• The implant surface temperature should not be much higher than the tissue tempera-
ture (less than 2◦C difference).
On the other hand, in order to protect the implant device, the package should satisfy the
following:
• Protect the implant from water vapour and ionic chemicals to permeate through to
cause current leakage and low resistance paths that degrade the function of the elec-
tronics;
• Protect the implant from mechanical damages in the body or during the implant op-
eration;
• Insure the proper function of the implant over the desired lifetime.
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The implantable package described in literature can be divided in two main categories: the
hermetic and the non-hermetic containers. The formers protect the inner electronics assur-
ing a low gas and ions permeability. Typicalmaterials used for hermetic packages aremetals,
ceramics, and glasses. Metallic packaging generally uses a biocompatiblemetal capsule that
is either machined from a solid piece of metal or deep drawn from a piece of sheet metal.
Moreover, the signal exchange between the inner and the outer of the package is guaran-
teed by hermetic feedthroughs. They are often based on a ceramic or glass insulator that
allows one or more conducting wires to exit the package without coming in contact with the
package itself. This method has been successfully used for implantable pacemakers [51],
cardioverter defibrillators [48], implantablemultichannel neuromuscular stimulators [179],
andCNS recordingmodules [112]. Themain drawback ofmetal-basedpackaging is that they
are not transparent to electromagnetic fields and, therefore, requires an external coil or an-
tenna for power and data transmission increasing the overall system size. For this reason,
othermaterials, such as biocermics and biograde glasses, are often used as alternative to the
metals. They have been used as the main packaging materials for brain machine interfaces
[163], vision prosthesis [131] and cochlear implants [202]. Typical ceramic materials used
for structural applications are alumina [131] and zirconia [86]. Many different types of bio-
compatible glass have been successfully used for implantable medical devices such as the
BION microstimulators [85]. However, even though the package is made of ceramic or glass,
the use of metals for the feedthroughs is unavoidable. Thus, hermetic bonding between
the ceramics or glasses and metallic/conductive components is essential requiring fusion
welding methods, such as laser welding and electron-beam welding. Moreover, since these
techniques typically require the use of high bonding temperatures, sometimes, they are too
much high to be supported by the hosted system. As a consequence, alternative methods
based on ceramic or glass metallization are used. The package constraints, such as its shape
and dimension, strongly depend on the application and vary in order to perfectly match
the specific body requirements. A common and efficacious design rule is to imitate the in-
body surrounding environment in terms of materials hardness in order to reduce the risk of
the body or of the package damage. For this reason, metallic, ceramic and glass packages
are often covered by polymer-basedmaterials that better match the Young’s modulus of soft
tissue. For example, Mestais et al. [112] use this approach in developing a CNS recording
system hosted in a 50mm diameter silicone-coated titanium cylinder. A similar work that
uses a silicon rubber encapsulation is described by Schuettler et al. in [163].
Othermaterials, often used to fabricate implantable packages, are polymers and due to their
properties, the resulting container is non-hermetic. Typical materials are epoxy, silicone and
parylene. Non-hermetic encapsulation is often used when the hosted system is composed
by discrete components that are compactly arranged and "potted" in a mold with leads or
conductive feedthrough pins penetrating through the polymeric encapsulation wall. Due to
the simplicity, the low-cost and the relatively low processing temperature of this approach,
it is often a good option for short term implants. In addition, the resulting packages are
smaller compared to the hermetic ones. However, since polymers do not provide an imper-
meable barrier against the in-body moisture, in long term implants, some corrosive degra-
dation processes with a consequent system failure can occur. Moreover, in general, polymer
encapsulation is unsuitable for high-density and high voltage electronics circuits. From this
discussion, it is clear that each material has its pros and cons and due to the huge variety
of requirements to be satisfied, it is not easy to find a single material that perfectly fits the
purpose. In fact, many works in literature ([163, 112, 131, 85]) show that the only way to
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overcome the biostability, biocompatibility and hermeticity issues, is to proper combine dif-
ferent materials in order to exploit their advantages. Several materials commonly used for
fabricating implantable packages are discussed in Section 1.4.3 and collected in Table 1.2.
4.2 Design specifications
In order to complete the realization of the bidirectional neural interface, a hermetic im-
plantable package for housing the developed system was designed. First of all, since the
package has to be implanted in humans, special care is required in the materials selection.
As for all implantable devices, thematerials have to be biocompatible and biostable in order
to protect the container itself and the surrounding tissues from damages.
As introduced in Section 1.4.1, the signals we want to acquire from the nerve are very weak
compared to the noisy surrounding environment. Therefore, a good solution is to place the
electronic interface as close as possible to the source of the signals, thereby close to the nerve
in which the electrode are implanted, in order to reduce the noise injection in the intercon-
nection wires from recording unit to the implanted electrodes. Since the target application
of our system is to restore the hand functionalities of an amputee by directly connecting
the nerves of the limb, only a few space is available to accommodate the electronic inter-
face. In this case, the system miniaturization is one of the main constraint in the package
design. Nevertheless, the system has to be large enough to host the developed interface with
the minimal surrounding components that it requires for properly working. Considering all
these factors, a non-hermetic package could be a good choice to obtain a compact solution.
However, as introduced in the previous section, non-hermetic packages are not suitable for
long term implants that is another constraint of our application,moving the attentionon the
hermetic containers.
The bidirectional interface proposed in this thesis is a preliminary solution and therefore it
does not include all the features that the final system would have such as a wireless module
for power and data transmission that is here based on a wired link. However, in order to get
a package that might be used also in a future version of the device, a container, transparent
to electromagnetic fields, is required considering the possible integration of a coil or an an-
tenna for power and data transfer. Table 4.1 summarizes the package design specifications.
Package Design Specifications
Biostability
Biocompatibility
Hermeticity
Small dimensions
Transparent to electromagnetic fields
Table 4.1: Package design specifications.
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4.3 System architecture
Since a minimum-size interface is required, only the essential components are included in
the implantable package, as depicted in Fig. 4.1. Its main body includes the two designed
ICs, for neural signal recording and stimulation, the two off-chip accumulation capacitors
required by the stimulation chip, a humidity and temperature sensor and some bypass ca-
pacitors for stabilizing the voltage supply of the different modules. The humidity and tem-
perature sensor was embedded for testing purpose only. In fact, it is useful to monitor the
package inner environment during the hermeticity tests and the accelerated life-time exper-
iments in order to evaluate the time in which the critical humidity concentration is reached.
This allow to predict how long the package will last inside the hostile body environment.
In addition, 31 hermetic feedthroughs allow the device communication with the external
Data & power
connector
Electrode
connector nerve
External
digital
controller
16 wires
15 wires
Main body
Feedthroughs
Implantable package
- Package drying 
- Helium leakage test
Small hole for:          
Figure 4.1: Block diagram of the whole system.
environment. Even hough the developed interface has only eight channels for both recod-
ing and stimulation, a 16 pins electrode connector is included considering a future system
expansion by developing 16 channels recoding and stimulation ICs or simply doubling the
already developed interface. A further 15 pins connector is necessary for delivering the low
voltage (3.3V ) power supply and the reference voltages (required by the recording IC) to the
device and for the data exchange between the analog front end and the remote controller
including the custom ICs’ SPI bus and the humidity sensor’s data and control lines.
Once thewhole package had been assembled, only a small opening has still to be closed. It is
the tiny hole in the package’smain body (Fig. 4.1), required for serving twomain tasks: first of
all it allows the residual water vapour to get off the container during the package drying step
and secondly it allows the helium molecules to enter the package before being completely
sealed. The package sealing in helium atmosphere is the preliminary phase required by the
helium backfilling technique. It is a commonmethods for evaluating the package hermetic-
ity. In particular, after the package was filled by the helium and the tiny hole was closed by a
small soldering ball, the next step is tomeasure the helium leakage rate (LHe) by using amass
spectrometer. This value is then converted into the correspondentwater vapour leakage rate
(LH2O) according to LH2O = 0.471 ·LHe . The LH2O parameter with the package inner volume
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V can be used to estimate, according to Eq. 4.1 ([5]), the necessary time t to reach, inside the
package, a certain amount of water vapourQH2O that is considered dangerous for the hosted
system. TheQH2O value can be computed with the following formulaQH2O = c ·Pi , where c
is the maximummoisture concentration allowed in side the package (see Section 1.4.3) and
Pi is the pressure inside the package, whereas the parameter ∆piH2O is the partial pressure
of water in the human body (∆piH2O = 61.81mbar ).
t =− V
LH2O
[
ln
(
1− QH2O
∆piH2O
)]
(4.1)
In order to minimize the system impact in the human body, the package depicted in Fig.
4.2a was designed. It must be wide enough to host all components of Fig. 4.1 and has a pro-
late shape that, reproducing the human arm form, better fits the small space available in the
host body. Since the developed interface is very compact, it allows to get a tiny package that
can be considered as a small rigid insertion along the cable that goes from the implanted
electrode (in the nerve) to the remote digital controller, as shown in Fig. 4.2b. The pack-
Main body
Electrode 
connector
Small hole
Data & power 
connector
(a)
(b)
Figure 4.2: Model of the proposed package.
age main body consists of a rigid tube that contains the developed electronic interface with
two caps hermetically sealed at its extremities that serve also as support for the hermetic
feedthroughs. Moreover, one of the two caps contains also the small hole for the package
drying and sealing in helium atmosphere. Having a ceramic rigid structure, the package
is able to protect the inner electronics against human arm movements or hits, but it is to
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hard compared to the surrounding tissues Young’s modulus. For this reason, a further cov-
ering with a proper polymeric material is required in order not to hurt the tissue. For what
concern the hosted system, a custom PCB was designed to accommodate all the electronic
components of Fig. 4.1. The PCB is fixed inside the container and wired to the package
feedthroughs.
4.4 System implementation
In the following section, more details on the materials selection and on the system imple-
mentation are provided. In addition the complete fabrication process of all different parts
that compose the package is described.
4.4.1 Materials and components selection
As introduced in Section 4.2, even though this first prototype of the system uses a wired con-
nection for powering anddata transmission,a package that enables a future integration of an
electromagnetic coupling with the external controller has to be developed. Thus, materials,
transparent to electromagnetic fields, such as glasses and ceramics are possible solutions for
our package. Considering also the biocompatibility and the biostability requirements, suit-
able materials typically used in literature are Alumina (Al2O3), Zirconia and different type
of glasses. As depicted in Fig. 4.2b, the proposed neural interface connects on one side the
electrode implanted in the nerve and on the other side the remote digital controller. Due to
the lack of real implantable microconnectors and in order to simplify the realization of this
first prototype, a commercially available nano-connector from Omnetics was selected. Be-
ing non-implantable, a proper structure, described in the following, was designed tomake it
suitable for the human implantation. These connectors are mainly composed of polymeric
materials that do not support working temperature above 125◦C and allow mounting tem-
peratures up to 360◦C for no more than 10s. Therefore, a limit to the maximum assembling
temperature of the whole package is imposed. This excludes the possibility of using typical
non-metals fusion welding methods that often require temperatures above 1000◦C . In this
cases, others joining techniques based onmaterialmetallization are used. They allow to join
materials, even of different nature, by "simply" soldering together the twometallizedparts at
relative low temperatures between 300◦C and 400◦C and, therefore, suitable for our applica-
tion. By considering all these factors and the considerable laboratory expertise in fabricating
Alumina packages, this material was chosen for the package’s main body and its side caps.
Whereas, about themetallization of the ceramic joint parts,a commonly used platinum/gold
alloywas selected. It is a paste that can be easily processed with a good adhesion on Alumina
substrates and with a soldering temperature of 250◦C . In addition, to better match the sur-
rounding tissues softness, the silicon rubber was chosen as material to completely cover the
package after being hermetically assembled. The silicon rubber is a biocompatible material
often used in implantable devices andhas a high adhesionwith the ceramic surface reducing
the risk of water vapour condensation at the interface. For what concern the PCB aimed to
accommodate the electronics of the hosted system there are no strong requirements in the
materials selection since it is hermetically enclosed by the package. However, different solu-
tions are available among flexible and stiff materials. A flexible Polyimide PCB is not the best
choice since, in order to reduce the hosted system size, we decided to use the bare silicon
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die, of the developed ICs, directly wire-bonded to the PCB. Therefore, due to the fragile in-
terconnections, a rigid substrate is preferable. Among the possible solution a standard FR4
substrate was selected. All electrical components were chosen with high electrical safety
margins and with a minimum package size. In particular, a 22nF −50V and a 100nF −25V
ceramic capacitors with a 0402 (1mm×0.5mm×0.5mm, LxWxD) package were selected for
the charge-accumulation (Cacc ) and the bypass (Cbypass ) capacitors, respectively. Finally,
the compact device (3mm × 3mm× 1.1mm, LxWxD), SHT25 by Sensirion, which includes
both temperature and humidity sensors was included in the design. To conclude with the
materials selection, theMP35N Nickel-Chromium alloy (35% Ni, 35% Co, 20% Cr, 10% Mo)
was chosen for the interconnection wires between the PCB and the package feedthroughs.
Being a high combination of strength, highmodulus values and good corrosion resistance, it
is often used in medical field and it results also suitable for our application. All the selected
materials with their correspondent application in designed package are collected in Table
4.2.
Material Application
Alumina (Al2O3) Package main body & lateral caps
Pt-Au paste Metallization of ceramic joint parts
Silicon rubber External package covering
MP35N Interconnection wires (PCB-feedthroughs)
FR4 PCB
Table 4.2: Selected materials and their application.
4.4.2 Package 3D model
Before proceeding with the package realization, in order to guide its design and to define the
fabrication steps, a real-scale 3Dmodel of all different partswas realizedwith the SolidWorks
Computer-AidedDesign (CAD) software. The firstmodelled component is the hosted system
and, therefore the PCB, since it defines the minimum package size. Considering the size of
the developed ICs and all the other components to be fixed on it, the model, depicted in
Fig. 4.3, was created. It is a minimum-size (5mm×20mm) double face FR4 PCB, containing
all components specified in the system diagram of Fig. 4.1. The two developed ICs, their
bypass capacitors (Cbypass ) and the stimulator’s accumulation capacitors (Cacc ) along with
the pads to connect the package feedthroughs are placed on the PCB’s top face whereas the
humidity and temperature sensor with its bypass capacitor are placed on the bottom face.
The defined components displacement is due to the decision of keeping all parts of the 8
channels bidirectional neural interface on the same PCB’s face and the electronics for the
package testing on the other side. In this way, after the package will be completely tested,
the testing-purpose components can be removed, completely freeing the PCB’s bottom face
that can be used for hosting a second bidirectional neural interface, obtaining a 16 channels
device. Once the hosted device had been defined, themodel of the package’s main body was
designed as depicted in Fig. 4.4. It is a cylinder with an inner diameter of at least 5.5mm
and a length of 21mm to accommodate the micro PCB and the package feedthroughs with
the related interconnection wires. Moreover, both extremities of the tube are metallized to
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Figure 4.3: Model of the micro PCB for hosting (a) the bidirectional neural interface and (b)
the electronics for the package testing-purpose.
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Figure 4.4: Model of the package’s main body.
enable a low temperature joint with the two side caps. In order to accommodate the female
Omnetics connectors whichmodel is shown in Fig. 4.5, the ceramic caps depicted in Fig. 4.6
and Fig. 4.7 were designed. They have an external circular metallization to be hermetically
soldered to the package’s main body. Moreover, 16 metallized through-holes are placed on
each cap so that the Omnetics connector’s pins can reach the inner part of the package and
be soldered to the cap it self, creating the hermetic feedthroughs. The cap in Fig. 4.6 has
a diameter of 5.35mm so that it can pass through the 5.5mm tube simplifying the package
assembly as will be later discussed, whereas the one in Fig. 4.7 has a step lateral profile with
a inner diameter of 5.35mm and an outer diameter of 6.5mm. In this way, the thinner side
of the cap partially goes inside the tube guiding the cap alignment to the centre of the tube,
whereas the opposite wider surface can better accommodate the metallized through-hole
for the package drying and sealing at helium atmosphere (for more details see Section 4.3).
The design of the cap’s through-holes for accommodating the Omnetics connector’s pins
required special attention and it was realized with the collaboration of the PhD student Paul
Cvancara from the BMT-IMTEK laboratory. Each hole has a diameter of 0.3mm to let the
Omnetics pin go through it and a bottom through-hole thin channel to host theMP35N wire
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Figure 4.5: Model of the 16pin female Omnetics connector.
that connect the package feedthrough to the internal PCB. In addition, from Fig. 4.6a and
Fig. 4.6b it is possible to notice the different shape that the holes have in the two sides of
the cap. In particular, on the internal side, where the interconnectionwire and the Omnetics
pins have to be soldered, a wider ring was created around each hole to accommodate the
metallization layer and the solder. The ring has a diameter of 0.5mm and a depth of 80µm,
as depicted in Fig. 4.8.
(a) Internal side (b) External side (c) Lateral view
Figure 4.6: Model of the package’s ceramic cap with the small diameter: (a) the package-
internal side, (b) the package-external side, (c) a cap lateral view.
(a) Internal side (b) External side
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(c) Lateral view
Figure 4.7: Model of the package’s ceramic cap with lateral step profile: (a) the package-
internal side, (b) the package-external side, (c) a cap lateral view.
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Figure 4.8: Zoom on the cap’s feedthroughs.
The section view of the whole package model is depicted in Fig. 4.9. It has an over-
all length of 33.2mm and an internal diameter of 5.5mm. The external diameter has not
be fixed at this first stage of the package design since it depends on the constraints of the
technological process of the ceramic manufacturer. As previously introduced, the Omnetics
Figure 4.9: A section view of the complete designed package for the neural interface.
connectors suit our application because they are very small, but they are not implantable.
For this reason, an additional encapsulation for protecting both female and male (Fig. 4.10)
(on the cable side) Omnetics connectors has been developed, taking inspiration from the
already designed package. The proposed connector’s package is depicted in Fig. 4.12. It
consists of an Alumina cylinder (Fig. 4.11) with an internal diameter 300µm wider than the
4.4. SYSTEM IMPLEMENTATION 137
external diameter of the neural interface’s package. Both tube extremities are metallized to
be soldered, on one side, to the ceramic (Al2O3) cap, depicted in Fig. 4.11, that hosts the
male Omnetics connector, and, on the other side, to the external metallization of the neural
interface’s package as depicted in the section view of Fig. 4.13. Finally, the complete section
view of both designed packages is depicted in Fig. 4.13, in which the package of the neural
interface is highlighted by a green rectangle. The developed 3D model was use not only to
Pin section


Figure 4.10: Model of the 16pinmaleOmnetics connec-
tor.
12mm
Figure 4.11: Different parts of
the connector’s package: the
Alumina tube on the left and
the Alumina cap on right.
Figure 4.12: Different views of the complete package for the Omnetics connector.
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Figure 4.13: A section view of the complete designed package.
define the dimensions of the package’s components but also to determine the more conve-
nient way to assembly the whole structure. The resulting mounting phases are depicted in
Fig.s 4.14, 4.15, 4.16, 4.17, 4.18. The first two steps, that respectively consist in mounting all
electronic components on the PCB and fixing the Omnetics connectors to the ceramic caps,
can run simultaneously. At a later stage, the Omnetics connectors are connected to the PCB
by means of theMP35N wires. At this point the whole assembly is inserted inside the tube
on the side of the Omnetics connector with the smaller cap. This is the reason why one of
the two caps was designed in a way that it can go through the ceramic tube. At this point, the
two ceramic caps are soldered to the ceramic tube keeping open the small hole on the larger
cap. It is closed only in the final step, after the package had been dried and filledwith helium.
Even though both packages had been designed, only the one that host the bidirectional neu-
ral interfacewas developed. Itsmain fabrication steps are described in the following section.
Figure 4.14: Package assembly, phase 1: hosted system assembly on themicro PCB.
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Figure 4.15: Package assembly, phase 2: make the hermetic feedthroughs.
Figure 4.16: Package assembly, phase 3: connect the hosted system to the hermetic
feedthroughs.
Figure 4.17: Package assembly, phase 4: insert the hosted system in the ceramic tube.
Figure 4.18: Package assembly, phase 5: solder the tube to the side caps.
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4.4.3 Manufacturing process
In this section the completemanufacturing process of the package for hosting the 8channels
bidirectional neural interface, described in Chapters 2 and 3, is presented. The assembly of
the whole package and the Alumina cap fabrication were completely processed in the BMT-
IMTEK laboratory and, therefore, they are fully detailed in the following. Whereas, the Alu-
mina tube (Fig. 4.19b) and the Omnetics connectors (Fig. 4.20) were bought from external
suppliers. According to the technology process of theBCE Special Ceramics GmbH company,
the ceramic tube, depicted in Fig. 4.19a, was designed with an inner diameter of 5.6mm, a
wall thickness of 0.7mm and a Pt-Au annular metallization of 1mm. For what concern the
micro PCB, it was designed and assembled in the lab andmanufactured by theMulti Circuit
Boards company. Thus, only the first two steps are described in this section.
1mm
1mm
26mm
7mm
5.6mm
(a) Drawing (b) Manufactured part
Figure 4.19: Alumina tube: (a) drawing and (b) manufactured part.
Figure 4.20: A 16pins female Omnetics connector.
The hosted system
Since the hosted system was implemented on a micro PCB, this is the first element here
presented. The board has been designed using the software Cadence-Orcad Capture for the
schematic (Fig. 4.21) and PCB Editor for the layout (Fig. 4.22). Special care has been put
on the layout, trying to minimizing the connections and the overall PCB size. As previously
discussed (Section 4.4.2), all elements that composed the bidirectional neural interface (the
two custom ICs and the accumulation andbypass capacitors) are placed on the PCB top face,
whereas the electronics formonitoring the environment inside the package (the temperature
and humidity sensor with its bypass capacitor) are on the bottom face. As shown in Fig. 4.23,
the board contains:
4.4. SYSTEM IMPLEMENTATION 141
Figure 4.21: PCB schematic inOrCAD-Capture environment.
Figure 4.22: PCB layout inOrCAD-PCB Editor environment.
• A: The SHT25 temperature and humidity sensor by Sensirion.
• B: The pads for bonding the custom stimulation chip.
• C: The pads for bonding the custom recording chip.
• D: The accumulation capacitors for the stimulation IC.
• E: The bypass capacitor for the power supply.
• F: The pads to connect the package feedthroughs.
As introduced in Section 4.4.1, in order to reduce the hosted system size, the two custom
ICs are directly bonded on the PCB saving the extra space required by the IC’s package. In
order to proceed with the bonding two important steps are necessary: the cleaning of both
the ICs and the PCB and the IC glueing on the PCB substrate. Since the cleaning solvents can
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Figure 4.23: Manufacturedmicro PCB.
damage the glue used to fix the IC, it is recommended to do first the cleaning. It consists in
the removal of any organic residual that can compromise the bonding itself, by reducing the
wire adhesion on the pads, and the chip operation. This can be achieved by the sequence of
3 baths in different solvents with a decreasing aggressivity, in the following order:
1. Trichloroethylene (C2HCl3), at room temperature for 10−15minutes;
2. Acetone ((CH3)2CO), at 50◦C for 10−15minutes;
3. Methanol (CH3OH), at 50◦C for 10−15 minutes.
Moreover, a shaking machine (Fig. 4.24b), to continuously move the solution during the
bath, was used to make it more effective. The last step in the cleaning process, to guarantee
a good electrical contact between bonded wires and the IC’s pads, is the removal of the alu-
minium oxide that have been eventually generated on the ICs pad due to their contact with
the oxygen contained in the air. For this reason, the ICs were immersed for 10 minutes in a
1 : 100 solution of sulphuric acid (H2SO4) with deionized water (1 : 100/H2SO4 : (DI )H2O).
The pictures in Fig. 4.24 show different moments of the cleaning process.
After being cleaned, the ICs were carefully fixed on the PCB using the UHU PLUS endfest
3 12
(a) The solvents (b) Shaking machine (c) The hot plate
Figure 4.24: The ICs and the PCB cleaning process: (a) the 3 different solvents, (b) the shaking
machine and (c) the hot plate used for the acetone andmethanol baths.
300 glue. It is a solvent free two-part epoxy resin adhesive for heavy-duty requirements (up
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(a) The gluing materials (b) The glued ICs (c) A zoom on the glued ICs
Figure 4.25: The ICs gluing on themicro PCB
to 300kg/cm2). The ICs gluing requires special care in order to perfectly align the ICs on the
PCB substrate and to avoid any glue on the pads. At room temperature (20◦C) the glue dries
in approximatively 12 hours, but to speed up the process, as specified in the glue’s datasheet,
the ICs were glued on the hotplate at 150◦C requiring less then 10minutes to completely dry.
The ICs were bonded in a semi-cleaning roomwith the Kulicke and Soffa 4526 wire bonder,
(a) Stimulation chip (b) Recording chip
Figure 4.26: A zoom on the glued (a) stimulation and (b) recording ICs.
depicted in Fig. 4.27. Using a 15µm gold wire, the machine can perform a single gold ball
on the pad or a two steps bonding characterized by a first ball-bonding and a final wedge-
bonding. In the second modality, which is the one that fits our interest, the wire bonder can
execute a semi-automatic or a manual bonding. Since only few prototypes were going to be
developed, the manual bonding was selected. Even though the two steps bonding was cho-
sen, since the wedge-bonding is more fragile than the ball-bonding, an additional ball was
created on each wedge connection. Several hours of practice in wire bonding on dummy
samples (Fig. 4.28a) had been spent before reaching an adequate level of experience and
additional timewas required to tune the different bonding parameters. The adopted param-
eters’ value are collected in Table 4.3. Moreover, during some bonding tests, it resultedmore
effective to execute the first step of the bond (ball-bonding) on the IC’s pad and the second
step (wedge-bonding) on the PCB’s pad. Fig. 4.28 collects some pictures taken during the
bonding process whereas Fig. 4.29 and Fig. 4.30 show some details of the bonded recording
and stimulation chip respectively.
After the bonding, the ICs’ electrical connections were tested with the experimental setup
144 CHAPTER 4. IMPLANTABLE PACKAGE
Figure 4.27: Wire bondingmachine: Kulicke and Soffa 4526.
depicted in Fig. 4.31. It consists of a probe station, with a microscope to contact the pads of
the PCB on one side and those of the IC on the other, and a digital multimeter to verify the
electrical contact of the bonded wires.
The last step to conclude with the ICs’ bonding was to protect the fragile connections with
(a) Bonding test (b) Bonding tool (c) Zoom on the recording IC
Figure 4.28: The ICs gluing on themicro PCB
a drop of the same epoxy glue used to fix the ICs on the PCB substrate. The pictures of the
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Ball-bonding
Parameter Value
Search 3.0
Power 4.0
Time 9.0
Force 4.0
(a)
Wire
Parameter Value
Step back 1.5
Reverse 1.0
Kink height 1.0
Y speed 1.0
Loop 4.0
(b)
Wedge-bonding
Parameter Value
Search 3.0
Power 3.0
Time 6.0
Force 4.5
Tail 4.0
(c)
Table 4.3: The used wire-bonding parameters.
sealed bonded ICs are collected in Fig. 4.32.
The last step to completely assemble the bidirectional neural interface was to solder the
(a) Entire bonded chip (b) Bonded IC’s pads (c) Bonded PCB’s pads
Figure 4.29: Some details of the bonded recording chip.
(a) Entire bonded chip (b) Bonded IC’s pads (c) Bonded PCB’s pads
Figure 4.30: Some details of the bonded stimulation chip.
other electronic components: the bypass and accumulation capacitors and the temperature
and humidity sensors. The whole hosted system is depicted in Fig. 4.33.
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(a) The probe station (b) Zoom on the tested board
Figure 4.31: The setup for testing the connections of the wire bonded ICs.
(a) Recording chip (b) Stimulation chip
Figure 4.32: The (a) recoding and (b) stimulation ICs with protected wire-bonds.
(a) Top view: stimualtion IC (b) Top view: recording IC (c) Bottom view
Figure 4.33: The complete bidirectional neural interface: the top view with the (a) stimu-
lation and the (b) recording ICs; the (c) bottom view with the humidity and temperature
sensor.
Alumina caps
The ceramic caps, described in Section 4.4.2, to hermetically close the package and to pro-
vide a substrate for the hermetic feedthroughs, were completely manufactured in the labo-
ratory. The whole fabrication process is divided in four main phases: the layout design, the
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ceramic substrate lasering, the ceramic "cooking" and the caps metallization. In the follow-
ing the main steps of the different phases are detailed.
The caps’ layout, depicted in Fig. 4.34, was designed with the Autocad software on the base
1mm
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Feedthroughs
well
Feedthroughs
(a) Small cap
1mm
Border step
Feedthrough 
well
Feedthrough
Outline
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(b) Wide cap
Figure 4.34: The (a) small and the (b) wide cap drawing designed with Autocad.
of the 3Dmodels described in Section 4.4.2. It is a two-dimensional (2D) representation that
does not contain information on the thickness of the different cap’s structures (outline, vias
and vias well). These information are directly provided to the software (Magic Mark V3), that
controls the laser, by setting few parameters such as the laser-beam intensity, and the num-
ber of time that the beam goes over the same track. Moreover, before being processed, the
real-scale cap designs were enlarged of a 1.2 scale factor due to the ceramic shrinking during
the sintering process that will be later discussed. The laser machine used to manufacture
the ceramic substrates is theDPL GenesisMarker by the ACI Laser company, depicted in Fig.
4.35. The laser parameters used to manufacture the different parts of the cap are collected
in Table 4.4. The substrate for the cap fabrication, shown in Fig. 4.36a, is composed of four
Figure 4.35: Laseringmachine: DPL Genesis Marker by the ACI Laser company.
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Feedthroughs & Outline
Parameter Value
Power 75.0
Speed 15.00mm/s
Pulse width 3µs
Pulse freq. 7Hz
# of passes 16
Start delay 1µs
End delay 1µs
(a)
Feedthroughs well
Parameter Value
Power 35.0
Speed 10.00mm/s
Pulse width 3µs
Pulse freq. 6Hz
# of passes 4
Start delay 1µs
End delay 1µs
(b)
Table 4.4: Laser parameters.
4.5cm
4.5cm
(a) A 4-layer (0.8mm) alumina substrate. (b) Cermaic substrate alignment tool.
Figure 4.36: The (a) alumina substrate and the (b) related alignment tool.
thin layers with a thickness of 200µm each one, pressed together in order to get post sintered
caps with an overall thickness of about 600µm. Each layer is a special mix of alumina with
organic compounds thatmake it flexible and easilymanufacturable. Fig. 4.37 collects differ-
ent pictures of the cap lasering phase. In particular, a special tool, depicted in Fig. 4.36b, to
flip and align the ceramic substrate was developed and used to manufacture the small step
along the external border of the wider cap depicted in Fig. 4.34b. The post-lasered caps are
depicted in Fig. 4.38. The next phase in the cap fabrication is the ceramic "cooking" com-
(a) Substrate alignment (b) Small cap lasering (c) Wide cap lasering
Figure 4.37: The ceramic cap lasering phase.
posed of two sequential steps: the organic burnout (Fig. 4.39) and the sintering (Fig. 4.41).
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(a) Small cap: inner side (b) Small cap: outer side
(c) Wide cap: inner side (d) Wide cap: outer side
Figure 4.38: The post-lasered ceramic caps.
The former consists in burning all organic compounds from the ceramic mixture by placing
the fresh processed structures in a oven at a variable temperature according to the profile
depicted in Fig. 4.40. After the organic burnout, the ceramic parts are very fragile like amass
of powder. For this reason, a sintering phase to make the alumina caps compact and solid is
required. During this phase the caps were placed into another oven at higher temperature
according to Fig. 4.42. The post sintered caps are depicted in Fig. 4.43.
(a) Oven (b) Zoom on the samples holder
Figure 4.39: The oven for the organic burnout.
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Figure 4.40: Temperature profile for the organic burnout.
(a) Oven (b) Zoom on the samples holder
Figure 4.41: The oven for the organic burnout.
Figure 4.42: Temperature profile for the ceramic cap sintering.
At this point, before being metallized, the caps were accurately cleaned and dried. The
cleaning process consists in the sequence of 3 baths, of 5 minutes each one, in the following
solvents: Leslie’s Soup, Isopropanol andDI-water. After that, in order to dry, theywere placed
into a oven at 70◦C for 3 hours.
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(a) Small cap: inner side (b) Small cap: outer side
(c) Wide cap: inner side (d) Wide cap: outer side
Figure 4.43: The post sintered ceramic caps.
(a) Tools (b) The caps covered by the Pt-Au paste
Figure 4.44: The ceramic caps metallization phase.
The last step in the alumina caps development is the metallization of all the parts that need
to be soldered: the external border, to hermetically join the cap to the alumina tube, and the
vias and vias-well to crate the hermetic feedthroughs. All structures were covered by a thin
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layer of Pt-Au paste, as depicted in Fig. 4.44, and then placed into the oven for 90 minutes
with the temperature profile depicted in Fig. 4.45. Fig. 4.46 shows the post processed caps,
completely covered by a thin Pt-Au layer. A grinding process was therefore required in order
to remove the extra paste from the caps. The resulting metallized caps are depicted in Fig.
4.47.
Figure 4.45: Temperature profile for the metallization process.
Figure 4.46: The caps after the Pt-Au deposition.
Figure 4.47: The alumina caps at the end of themanufacturing process.
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Package assembly
After that all package’s parts had been manufactured, they were assembled together using
the tools depicted in Fig. 4.48, in order to create the bidirectional neural interface prototype.
As depicted in Fig. 4.49, the Omnetics connectors were soldered on the ceramic caps to form
the hermetic feedthroughs. After that theMP35N wires were first connected to the hermetic
feedthroughs and then soldered to the PCB’s pads as shown in Fig. 4.50a and Fig. 4.50b,
respectively. The completely assembled prototype is depicted in Fig. 4.51.
(a) Microscope (b) Soldering tools
Figure 4.48: The soldering tools used for the package assembly.
(a) (b)
Figure 4.49: The hermetic feedthroughsmanufacturing process.
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(a) (b)
Figure 4.50: The PCB soldering to the hermetic feedthroughs.
Figure 4.51: The completely assembled prototype.
Chapter 5
A wearable device for
high-frequency EEG signal
recording
The recording of high-frequency oscillations (HFO) through the skull has been investigated
in the last years highlighting interesting new correlations between the EEG signals and com-
mon mental diseases. Therefore, since most of the commercially available EEG acquisition
systems are focused on the low frequency signals, a wide-band EEG recorder is here pre-
sented. In the following, after a brief introduction on the state-of-the-art EEG recorder, the
system architecture along with the implementation details are described. Then, a possible
remote interface, designed for the EEG recorder testing purpose, is presented. Finally, in the
last section, the in-vivo experimental results and the comparison with commercially avail-
able EEG recorders are discussed.
5.1 Introduction and state of the art
The electroencephalogram (EEG) is a common technique for detecting symptoms of neu-
rological diseases such as epilepsy, sleep disorders, anxiety and learning disabilities. These
pathologies have a great impact on people common life and are quite common. For exam-
ple anxiety disorders affects approximately 13.6% of the European population [10], and, in
2010, its overall cost in Europe was e74.4 billion [79]. Most of the mentioned mental disor-
ders require long-termEEGmonitoring to follow the course of the disease and sometimes to
prevent further degradations of the patient condition such as epileptic discharges. In these
cases the longer is the EEGmeasurements period the higher is the probability of a successful
event detection. Moreover EEGacquisition during daily life activities is highly recommended
to better reveal some pathologies.
Traditional ambulatory EEG systems do not satisfy these requirements. In fact patients can
be continuously observed for only a few hours because of the costs and resource overheads.
Moreover there are some inconveniences such as forcing people to take time off work and
moving them from their natural environment. As a consequence, patients often feel uncom-
fortable and, depending on their pathology, this can affect the EEG acquisition, introducing
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undesired artifacts. As a result of recent technology innovations, new outpatient EEG sys-
tems were introduced. Such mobile solutions overcome some of these limitations reducing
the overall patient monitoring costs and increasing the effectiveness of the measurements
[196]. Despite their benefits such systems are still cumbersome and/or too complex to be
used outside hospitals and require expert assistance.
Wearable EEG is aimed to overcome these issues, allowing the recording of a longer tempo-
ral window that includes all stages of sleep and wakefulness and increasing the likelihood
of recording typical symptoms. Many efforts have been already put on the realization of
wearable EEG systems. Some examples are presented in [29] and [34] in which respectively
a semi-custom and a completely custom CMOS EEG recorder was realized, whereas a 4-
channel BCI-cap based on off-the-shelf components is described in [97]. Other examples are
the Epoc [50], the Imec‘s headset [136] and the Quasar‘s [142] DSI 10/20. They all use pro-
prietary radio link for data transmission resulting in a reduced power consumption though
they require specific hardware to interconnect a remote back-end. Only a few systems have
been developed using a standard communication link such as the ThinkGear [128] and the
Starfast [7]. Furthermore currently available EEG systems mainly operate with a bandwidth
under 100Hz that may be enough to cover the most common diagnostic purposes, but a
wider bandwidth, up to 600Hz, is required to investigate some pathologies [116]. As fully
discussed in [116], many improvements are still required in order to get a promising solu-
tion, easy to use by non-expert users in a completely uncontrolled environment. Some criti-
cal aspects that refer to the electrode-skin adherence, the battery life time and the quality of
the acquired EEG signals have to be solved.
According to the idea of spreading the use of wearable EEG recorders, the system requires
a low impact on people daily life. In other words the device should not imply the use of
additional special equipments and it should be very practical. These requirements and the
increasing spread of smartphones and tablets among a wide variety of users, from teen to
elders [173], suggest these new generation mobiles as the best solution to control the wear-
able EEG recorders. Furthermore this choice is supported by recent researches on moving
the telemedicine toward mobile platforms [156], [37], [107], [49].
The EEG system proposed in this work is based on a custom PCB with off-the-shelf compo-
nents (COTS) and uses a standard BT link to transmit the acquired signals. As a consequence
it exhibits a higher power consumption compared to those solutions, previously presented,
that use custom radio link but it has the advantage of being easily interfaced with any BT-
based terminal and integrated with such new healthcare systems. In addition, today’s tech-
nology allows mobile devices with high computational power, huge storage memory and
fully programmable. In this way they can store and elaborate the EEG signals allowing a
wide-range of applications. Anyway our EEG recorder can also be connected to a traditional
desktop PCs for which a simple Microsoft Windows-based application for testing purposes
was developed. Being a wearable device, special efforts were made in reducing its power
consumption and in deviceminiaturization. As a result, only the essential components were
included in the project: an amplifying/filteringblock, an analog to digital converter, amicro-
controller, a BT transceiver and a power managementmodule.
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5.2 System Architecture and implementation
The designed system, named BlueThought by joining the implemented transmission link
(Bluetooth) with the nature of the acquired signals (the human thought), is based on a dif-
ferential 8 channel recording unit. The EEG signals detected with a standard EEG cap are
first amplified and then converted into digital signals by an ADS1299 component from Texas
Instrument. Once acquired, digital signals are transmitted to a remote back-end by means
of a Microchip Bluetooth RN-42 module. Moreover a USB connection was introduced to
charge the EEG recorder battery and as additional channel for data transfer. A Microchip
PIC18F46J50 coordinates data exchange between ADC and BT or USB external controller.
The system architecture is depicted in Fig.5.1. In addition, a power management unit gen-
BlueThought 
ADS1299
Control
Unit
PIC18F46J50
Recording Channel 1
Recording Channel 8
Signal Conditioning
A/D Convertion SPI channel 
P1
N1
P8
N8
Battery Power ManagementUnit
Connection
module
Computer
 Interface
(EEG INTERFACE)
Figure 5.1: BlueThought: System Architecture.
erates all digital and analog voltage supplies for the ADC, the microprocessor and the BT
transceiver from a 3.7V − 950mAh LiPo battery. Even the battery charging circuit was im-
plemented on the board. The EEG recorder was realized on the 5.5cmX3.5cm double face
board depicted in Fig.5.2. In the following further details on the main modules of the EEG
recorder will be described.
Figure 5.2: EEG Interface prototype: powermanagement circuit on bottom side(a); ADS1299
(ADC), PIC18F46J50 (microprocessor), USB and RN-42 (BT transceiver) on top face(b) and a
3.7V −950mAh LiPo battery(c).
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5.2.1 Signal conditioning and digital conversion
Before being converted into digital format, the input signals are filtered and amplified. To
reduce power consumption and PCB area we selected the ADS1299 A/D converter which in-
cludes the signal conditioning block avoiding the need of any additional component. More-
over, exhibiting a low power consumption of 5mW in stand-by mode that is increased up
to 40mW during signal recording, the ADS1299 is suitable for our application. This device
contains eight independent differential channels allowing simultaneous acquisition. As de-
picted in Fig. 5.3, an internal multiplexer allows to select the P and N input signals among
various sources and depending on the selected signals different recording modes are possi-
ble: normal recording, test and impedance monitoring mode. The normal recording mode
is the default working set-up inwhich EEG signals are acquired in both single-ended and dif-
ferential configuration. In single-ended measurements the N signals are internally shorted
to the external reference (typically mid-supply voltage) or to the bias signal generated by the
internal bias module on the base of a desired input signal combination. Whereas in differ-
ential measurements both P and N signals come from the EEG cap. To reduce the number
of interconnections between the EEG recorder and the bonnet all N input lines are shorted
together getting only one common reference electrode conveniently placed on the patient
body. In test mode, different internally-generated test signals can be selected as input allow-
ing the signal acquisition chain to be tested out. Another important feature provided by the
ADS1299 is the lead-off detection. It consists in a continuous patient electrode impedance
monitoring to verify if a suitable connection is present or not.
The first stage of each acquisition channel is a differential low-noise programmable gain
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C
O
N
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R
O
LPGA8       ADC8
Test Signals and 
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SPI
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Oscillator
control signals
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External
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ADS1299
Figure 5.3: ADS1299main architecture: Signal conditioning and analog to digital conversion.
amplifier (PGA). It offers seven gain settings (1,2,4,6,8,12, and 24) that can be set-up by
writing the channel-setting registers (one per channel) of the ADS1299. As mentioned in
Section5.1, our EEG recorder can acquire signals with a bandwidthwider then standard EEG
monitor. In fact, as reported in Tab.5.1, the system supports different sample rates from
250SPS up to 2000SPS resulting in amaximumbandwidth of 524Hz. Thismakes our device
suitable for a wide range of applications even those requiring the analysis of signals out of
standard EEG frequency. After being amplified, the signal is digitalized by a 24−bi t Σ∆ con-
verter. The ADC operates in two differentmodes: continuousmode (default) and single-shot
mode. In the firstmodality, when a start command is sent, it continuously converts the input
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−3dB Bandwidth Sample Frequency Output Data Rate
[Hz] [SPS] [Kbps]
65 250 6.75
131 500 13.50
262 1000 27.00
524 2000 54.00
Table 5.1: EEG Recorder −3dB bandwidth with the required sample frequency and the cor-
respondent output data rate.
signal. The conversion ends when a stop command is received. Whereas, if the device is in
single-shotmode it generates only one sample per received start command. Thismeans that
to begin a new conversion, a new start command has to be sent. Regardless of the operating
mode, as a single sample conversion ends, a data-ready signal (DRDY) is pulled down to no-
tify the microprocessor that a new sample is ready. After being converted, the eight samples
(each per channel) are packed and sent to themicro-controller over a 3MHz SPI connection.
In the following the control unit is described. It forwards the samples received from the ADC
to the BT transceiver or to the USB controller depending if a wireless or a wired connection
is being used.
5.2.2 Control unit
TheMicrochip PIC18F46J50 is based on a new nanoWatt XLP (eXtreme Low Power) technol-
ogy that hugely reduce its power consumption with respect to other micro-controllers with
the same features. The microprocessor is used as control unit to serve two main tasks: sys-
tem set-up and data exchange. The PIC is powered at 3.3V with a CPU clock frequency of
48MHz generated by an on-chip oscillator. At system power-up, the PIC is used to setup
the EEG interface defining both recording and connection parameters such as acquisition
gain and bandwidth, ADC SPI clock frequency, BT data rate and communication protocol
parameters. All values are tuned to find a good compromise between the acquired EEG sig-
nal quality and the power consumption. Once that the system started to acquire the EEG sig-
nals, the control unit coordinates data exchange among the converter and BT or USB remote
back-end. Themicroprocessor provides several internal peripherals that, if not used, can be
disabled to save power. In particularwe are interested in using theUSB and theUART in/out
ports to respectively connect the PIC to a remote USB controller or to the BT transceiver.
Although the system communicationmode can be on-linemodifiedby the user, if, on power-
up, any device is connected to the USB port, the PIC automatically enables the USB con-
troller otherwise the BT transceiver is turned on. Once defined the connection mode, the
microprocessor starts a polling cycle waiting for data coming from the remote controller.
The received commands are decoded and executed. Such commands, generally are aimed
at controlling the ADC or the BT transceiver but they can also be addressed to the same mi-
croprocessor for example to setup the USB controller. The main steps of the firmware are
described in the flow chart of Fig.5.4. Regardless of the back-end connectionmode (via USB
or BT) and only in single-shot recording, the same polling cycle is used by the PIC to send
the sampled data to the remote controller. Otherwise, in continuous recording, sampled
data transmission is handled by an interrupt service routine. The ADS1299 data-ready signal
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Initialize PIC & ADC
with default settings
Is any USB device 
connected ?
Initialize USB controller
with default settings
Initialize Bluetooth
with default settings
No Yes
Has been any command  
received ?
No
Decode command
Execute command
Yes
Figure 5.4: Main steps of the control unit firmware.
(DRDY) is connected to an interrupt sensitive pin of the PIC acting as an external interrupt.
When DRDY is pulled down (i.e. new samples are available) an exception is raised and the
interrupt service routing is executed. The new samples are transferred from the ADC to the
microprocessor that forwards data to the remote controller. Some details about the USB and
the BT connection are given in the following paragraph.
5.2.3 Data transmission
In normal operation mode, the BT transceiver allows wireless data transmission between
the EEG recorder and the remote back-end, whereas the USB controller is used for battery
recharging. Nevertheless, in test mode, the wired connection is quite useful for both data
transfer and system powering. The communication link specifications are set by the amount
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Figure 5.5: Signle data packet transmitted by the ADC.
of data to transfer during the continuous data acquisition mode at the highest frequency
allowed by the system. From Table 5.1, in order to enable high frequency EEG recording,
a sample frequencies of 2000SPS is required. Moreover, considering that the ADS1299 ac-
quires eight channels per time and that each sample is converted into a 24bi t word, 192bi t
of payload with an additional header of 24bi t has to be transferred each 0.5ms (Fig. 5.5). As
computed in Eq. 5.1, the maximum output data rate (ODR) required in worst conditions is
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54Kbyte/sec that is a critical parameter to define the data-exchange channel specifications.
Single data packet: 216bi t
ODR(@2000SPS):
2000∗216
8
= 54Kbyte/sec
(5.1)
The USB port is directly handled by an on-chip USB controller and can operate in two dif-
ferent modalities: CDC and HID mode. To make the USB suitable for our application, a
standard HID protocol was implemented. Working at full speed (48MHz) with 64− byte
data packet size, the data transfer speed is limited to 64KBytes/sec. In addition, to make
the transmissionmore efficient, two sampled data packets (2x216bi t = 432bi t ) are grouped
in the same USB frame. As a result, in worst conditions (i.e. with the maximum sample rate,
2000SPS), the required data transfer rate amounts to 27KByte/sec that is below the USB
transfer rate limit. In contrast to the USB HID protocol, the BT transceiver does not require
fixed size packets, but their length is adapted to the amount of transferred data. The RN-42
is a small form factor, low power, class 2 BT radio with on-chip antenna. It delivers up to a
3Mbps data rate for distances up to 20 meters. It uses an UART port to communicate with
the control unit and operates in two modes: data mode (default) and command mode. In
datamode, themodule works as a data pipe. When themodule receives data, it strips the BT
headers and forwards the data to the UART port. When data is written to the UART port, the
module constructs the BT packet and sends it out over the BT wireless connection. Thus, the
entire process of sending/receiving data to the host is transparent to the PIC. The command
mode is used to defining the BT operatingmode, theUART baud rate and others control flow
parameters. Moreover the RN-42 operates in slavemode so that other BT devices (PC, tablet
or smartphone) can discover and connect to the module.
(a) System setup window
(b) On-line plotting window in a µV amplitude
scale and with a 6s temporal window
Figure 5.6: Visual C++ application for connecting and controlling the developed EEG inter-
face.
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5.3 Remote Interface
Thedesigned system is a general purpose EEG recorder and depending on the treatedpathol-
ogy a specific software can be developed. At this first stage of the project a Visual C++ ap-
plication was written, implementing only the essential features for the hardware debugging.
The ADC module can be completely configured in terms of PGA gain and sample rate and
both continuous and single-shot modes are selectable. The eight recorded signals can be
plotted together in the same graph or on separate sub-window for a real-time view and
stored in a text file for off-line data computing. Fig.5.6a and Fig.5.6b show the two main
window of the developed interface. The first refers to the system settings and the second to
the plotting of the eight recorded signals. For all channels is possible to setup the amplitude
scale (µV ,mV or V ) and the temporal window size.
5.4 Experimental Results
Table 5.2: EEG Recorder Power Consumption in different working conditions.
Power Consumption [mW] ADC (ON) ADC (OFF)
Bluetooth (OFF) 119 158
Bluetooth (ON) 230 270
All system features were first characterized and than compared with a standard labora-
tory equipment. To start with its static electrical characterization, Tab.5.2 collects the EEG
interface power consumption in different working conditions. In idle state (only the micro-
processor is on) it has a minimum power consumption of about 119mW whereas in worst
conditions (i.e. all devices are on, sample rate of 2000SPS and active BT data transmis-
sion) it absorbs a maximum of 270mW . Under this conditions and with the chosen battery
(3.7V − 950mAh LiPo) the system can continuously work for about 13 hours. Further ex-
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Figure 5.7: The EEG interface gain programmability and bandwidth validation by recording
a 12mV −30Hz sine at 250SPS.
periments were performed to study the dynamic behaviour of the EEG acquisition channel.
Its gain programmability from 1V /V up to 24V /V was confirmed acquiring a 12mV −30Hz
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(d) Our device: frequency domain
Figure 5.8: Closed-eyes EEG signal, in time and frequency domain, recorded at 250SPS.
sine as depicted in the above plot of Fig.5.7a. The device showed a 63.5Hz −3dB bandwidth
at sample rate of 250SPS and themagnitude bode diagramof the recording channel transfer
function is depicted in Fig.5.7b. Moreover both wired (USB) and wireless (BT) connections
were tested. Once the systemmain functions have been proved, some in-vivo EEGmeasure-
ments, on onehuman subject,were performed. To evaluate the signal quality of thedesigned
EEG recorder, the system was compared with a commercial device (Brain QUICK,[114]) de-
picted in Fig.5.9 where the huge difference in terms of dimensions between the two devices
is also highlighted. Moreover, the experimental setup, depicted in Fig.5.10, includes a com-
mercial EEG cap (KIT-CAP-SPEXT61 fromMicromed) with 61 electrodes used to acquire the
neural signals. To better compare the two devices, they were connected to adjacent elec-
trodes and simultaneous recordings were performed in different patient conditions. Dur-
ing the first test, the human subject was in resting state with closed eyes to avoid any kind
of artefact. Fig.5.8 shows the EEG signals acquired by the Brain Quick (Fig. 5.8a and Fig.
5.8c) and by our EEG recorder (Fig. 5.8b and Fig. 5.8d). The signals recorded at 250SPS are
quite similar in both time and frequency domains. The system capability to record signals
above standard EEG bandwidth was also proved by acquiring some signals at 2000SPS from
a patient with closed eyes as depicted in Fig. 5.11. Moreover, in Fig.5.12 it is possible to ap-
preciate the differences between an open-eyes (on the left) and a closed-eyes (on the right)
EEG signal perfectly recorded by our device at 250SPS. To further validate our system, some
typical EEG artefacts such as the teeth-grinding signal (Fig.5.13) and the eyes-blinking effect
(Fig.5.14) were recorded. They respect the typical shapes and amplitudes of such signals. Fi-
nally, Table 5.3 collects the main features of some commercially available device compared
to the proposed solution.
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Figure 5.9: Comparison between our wearable EEG interface (red circle) and a cumbersome
commercial device (green box).
Figure 5.10: Experimental setup for in-vivo EEGmeasurements.
5.5 Results discussion
The proposed EEG recorder is a wearable system that, thanks to its small dimensions (height:
5.5cm x width: 3.5cm x depth: 1.0cm), can be easily placed on the patient head and inte-
grated with the electrodes framework. The developed device has 8 independent acquisition
channels and was designed with the aim of being user-friendly and suitable for all appli-
cations in which a long-time EEG monitoring is required. In fully working condition (i.e.
5.5. RESULTS DISCUSSION 165
Our device Quasar Imec Emotiv Epoc NeuroSky Brown L. Enobio
CMRR > 110dB > 120dB 115dB
Input Impedance 1GΩ 47GΩ
Bandwidth 0.01−524Hz 0.02−120Hz 0.3−100Hz 0.2−45Hz 3−100Hz 0.5−375Hz 0−250(500)Hz
Channel number 8 12 12 14 1 8 8−20(32)
Noise < 2µVpp 3µVpp 4µVpp 1µVpp < 1µVrms
Bit number 24 16 12 16 11 24
Wireless protocol BT Proprietary Nordic RF Proprietary BT Proprietary BT
Power consumption 270mW 42mW 130mW 12mW
Run time 13h 24h 12h 10h 30h 16h
Technology COTS ASIC / COTS ASIC / COTS
Table 5.3: Comparison between some state-of-the-art EEG Recorders.
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Figure 5.11: Closed-eyes EEG signal, in time and frequency domain, recorded at 2000SPS.
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Figure 5.12: EEG recorded signal with opened-eyes (from 0s to 10s) and closed-eyes (from
12s to 22s).
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Figure 5.13: EEG recorded signal with teeth-grinding artifacts.
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Figure 5.14: EEG recorded signal with eyes-blinking artifacts.
when acquiring and transmitting data) the system exhibits an overall power consumption of
270mW . Even-though it is higher than of other systems (Tab.5.3), the device allows 13 hours
of continuous signal recording that is in line with other wearable devices. The higher power
consumption is mainly due to the choice of using a COTS solution and a standard BT link to
connect a remote controller. However it gives the device the great advantage to easily con-
nect any BT-based end-terminal in contrast to other systems that, using a proprietary wire-
less link, require specific hardware. Moreover, compared to others state-of-the-art equip-
ments, our EEG recorder has a wider bandwidth, up to 524Hz, allowing high-frequency EEG
monitoring. This can be very useful to deeper understand and investigate a certain number
of pathologies. In addition, a Windows-based Visual C++ software was written for the EEG
recorder testing purpose. The system was completed validated by in-vivomeasurements on
human patient and compared with a commercial laboratory equipment.
Chapter 6
Concluding remarks
The work presented in this thesis is the result of three years of research during which sev-
eral advancements, in the long way aimed at realizing a fully implantable device for neural
recording and PNS stimulation, have been achieved. Four main topics have been dealt with,
first an IC for neural signal recording with an embedded low voltage stimulator has been
realized and tested, then, due to the insufficient capability of the low voltage stimulator to
activate action potentials in the peripheral nervous fibers, an high voltage IC for fully pro-
grammable neural stimulation has been developed and tested, moreover, an implantable
package to host the two developed ICs has been designed and developed and finally a dis-
crete electronic interface for electroencephalographic signal recording has been realized.
The proposed IC for neural signal recording was designed in a 0.35µm CMOS technology
process fromAustriamicrosystems. It embeds both the front-end amplifier and the first stage
of the sigma-delta convert on chip, therefore the signal provided to the external is a robust
digital signal with high immunity to noise. The proposed approach is to keep the analog part
of the system as simple as possible, moving the complexity on the digital side. The analog
ICmodule is composed by a first order analog preamplifier/prefiltering block and by a third
order single loop sigma delta modulator. The bandpass high selective filter is provided by
the digital part of the system implemented in a Xilinx Virtex 5 LX330 FPGA. The laboratory
measurements and the in-vivo tests confirmed the capability of the system to amplify, filter
and correctly digitalize, with a 10 bit resolution, the recorded neural signals in the order of
magnitude of tens of microvolts. The device exhibits an IRN = 1.64µVrms with a 3.4mW
power consumption (referred to single channel), the total power can be reduced to 2.5mW
using the device in the lower gain configuration. The chip area occupancy is 0.8mm2 for
each recording channel. Future developments are aimed, first, at investigating a time con-
tinuous analog front-end in order to further reduce the power consumption and, second, at
developing an on-chip voltage reference generator and a wireless data transmissionmodule
in order to get a completely stand-alone implantable device.
Concerning the stimulation chip, the device was designed on a 0.35µm CMOS technology
process that supports operating voltages up to 50V . The proposed IC includes a voltage
booster to increase the stimulation voltage up to 17V from the 3.3V power supply. In this
way it overcomes the problem of the high impedance at the electrode-tissue interface, de-
livering relatively high currents to impedances up to 50kΩ. Moreover it embeds also a cur-
rent pulse generator and an output stage. The former is aimed at generating the stimulation
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patterns with programmable amplitude (from 10µA to 300µA), pulse width (from 0.8µs to
150µs) and frequency (up to 400Hz). The latter is the module that converts the stimula-
tion current from a low into a high voltage domain and delivers the pulse to the implanted
electrode. The developed IC has 8 independent stimulation channels with an overall area of
18.5mm2. The power consumptionwasmeasured in different working conditions: the static
power is 5mW , while the total power (static and dynamic),measured during a biphasic pulse
stimulation of 300µA in amplitude and a duration of 150µs, is 29mW . The device had been
completely tested bymeans of laboratorymeasurements and in-vivo results that highlighted
the system capability of selectively activate different neural fibers in the sciatic nerve of a rat
with a chronic implant. Even though the IC power consumption is compatible with the per-
formed in-vivo experiments, it is still too much high for a completely implantable solution.
Therefore, in future versions of the chip the reduction of the power consumption is one of
the main goals that might be achieved by optimizing the design choices and the technology
process selection.
Both ICs test results prove the system capability to be used as a compact, efficient and com-
plete device for neural recording and stimulation in laboratory trials with small animals and
opens very interesting perspectives on future developments aimed atmaking the device fully
implantable for long-term experiments on humans.
In order to enable the future implantation of the developed bidirectional neural interface,
first in animals and later in humans, an implantable package is proposed. It consists in a
small alumina tube with an inner volume of 0.64cm3 able to host both developed ICs with
the minimal electronics required for the ICs proper operation and for the package testing
purpose. The package is hermetically sealed at both extremities with custom fabricated alu-
mina caps that contains the hermetic feedthroughs to enable the electronic interconnection
between the hosted systemand the implanted electrodes on one side and the external digital
controller with the powermanagementmodule on the other side. Finally, thewhole package
is covered by a silicon rubber layer in order to improve its biocompatibility by better match-
ing the tissue Young’s Modulus and, therefore, reducing the risk of tissue damages. For what
concern the interconnections, due to lack of real implantable connectors and since it was not
themain focus of this work, a standard, non-implantable, connector was selected. However,
in order to enable the first, future, in-vivo tests, a package for the connectors was designed
too. The package for the neural interface has been completely designed and developed but
not tested yet. Therefore, a future plan is to perform all the hermeticity and life-time es-
timation tests required to validate the proposed solution and to highlight possible system
improvements.
The last project developed in this thesis has been the design of a COTS based EEG interface.
It is a wearable system that, thanks to its small dimensions (height: 5.5cm x width: 3.5cm
x depth: 1.0cm), can be easily integrated with the electrodes framework. The device has 8
recording channels and uses a BT link to transfer the acquired data to the remote back-end.
In fully working condition (i.e. when acquiring and transmitting data) the system exhibits
an overall power consumption of 270mW enabling a continuous EEG recording up to 13
hours with the selected 3.7V −950mAh LiPo battery. The device was completed validated by
in-vivomeasurements on humans and compared with a commercial laboratory equipment.
Moving towards a device that can become part of everyday life improving the people living
conditions, from both health and entertainment points of view, is our main goal. Therefore,
being a wearable device, next developments are the reduction of the power consumption
and the developing of smartphone-based application to respectively increase the battery life
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and to make the system completely portable. In particular, some future improvements in-
clude the use of a new generation BT called Bluetooth 4.0 Low Energy (BTLE) that drastically
reduce the power transmission and a review of the control unit strategy turning off, time by
time, all on-board unused devices. Moreover the possibility to optionally expand the num-
ber of input channels by plugging in an additional acquisition module and the introducing
of on-board data storage capabilities might be considered. Finally, the possibility of using a
custom chip solution for signal conditioning and converting based on the same architecture
of the already developed IC will might be investigated to further reduce both power con-
sumption and system dimensions.
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